Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.

    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages

    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage

    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.

    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time

    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification

    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters

    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking

    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.

    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum

    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum

    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum

    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).

    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns

    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns

    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.

    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook

    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines

    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.

    • Upcoming & Featured Events

      • The Digital Twin: An Aerospace and Defense Revolution - March 9th
      • VIP solutions for Protocol and Memory Verification  - March 11th
      • Advance your Designs with Advances in CDC and RDC - March 23rd
      • Webinar Calendar

    • On Demand Seminars

      • The ABC of Formal Verification
      • I'm Excited About Formal...
      • 2020 Functional Verification Study
      • All On-Demand Seminars

    • Recording Archive

      • Improving Your SystemVerilog & UVM Skills
      • Should I Kill My Formal Run?
      • Visualizer Debug Environment
      • All Recordings

    • Conferences

      • DVCon 2021
      • DVCon 2020
      • DAC 2019
      • All Conferences

    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.

    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources

    • Verification Horizons Publication

      • Verification Horizons - March 2021
      • Verification Horizons - November 2020
      • Verification Horizons - July 2020
      • Issue Archive

    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us

    • Training

      • Questa® & ModelSim®
      • Questa® inFact
      • Functional Verification Library
Ask a Question
UVM
  • Home
  • Forums
  • Search

Forum Search

Results

  1. Re: Using same Agent with different I/F

    Posted by nikhilverif on Feb 6, 2019
    In reply to guy.levi: I guess its better to declare 2 interfaces, and having one config class in agent which will tell which variant to use. Your config class will look something like this bit variant; interface_0 vif_0; interface_1 vif_1; In top componen ...

    Reply
    UVM

  2. UVM_REG_BLOCK from UVM_REG

    Posted by nikhilverif on May 21, 2018
    UVM UVM uvm_reg RAL I want a handle of uvm_reg_block in uvm_reg as I want to write some different register from this reg_block. I am providing the exact scenario below. Reg_block and Register declaration: class ral_reg_1 extends override_reg; uvm_reg_fiel ...

    Question
    UVM
    UVM uvm_reg RAL

  3. UVM INDIRECT registers

    Posted by nikhilverif on Apr 26, 2018
    UVM Hi Question 1: I want to implement registers which need 2 accesses, first being index written to some register and second with actual data. I was trying to implement them with uvm_reg_indirect_data and index but didn't get any consolidated exampl ...

    Question
    UVM

  4. Re: UVM INDIRECT registers

    Posted by nikhilverif on Apr 25, 2018
    In reply to chr_sue: Ok let me try again. There are 5 functional registers reg1...5 (say at addr 'h100...'h500) which needs to be programmed. Now these registers can be programmed in 2 ways.- First way is direct access from interface A which mea ...

    Reply
    UVM

  5. Re: UVM INDIRECT registers

    Posted by nikhilverif on Apr 25, 2018
    In reply to chr_sue: No we have 5 registers reg1...reg5. Then we have 2 more registers say index_register and data_register. To access reg1, I need to write index_register with value 1 and data_register with actual data. But this split, I don't want ...

    Reply
    UVM

  6. Re: difference between sequence layering and driver layering

    Posted by nikhilverif on Apr 9, 2018
    In reply to Arun Kumar N: I have used this driver layering approach for implementing stack protocols. Intention was to have one TB with multiple flavors like having only upper layers (which will expose parallel interface to TB) or having phy layer as well ...

    Reply
    UVM

  7. Re: difference between sequence layering and driver layering

    Posted by nikhilverif on Apr 9, 2018
    In reply to lalithjithan: I'll take one example to explain this.Lets have a TB which generates commands and data to DUT via common interface. We need to have separate logic for command and data generation.Say interface agent (driver/sequencer pair) d ...

    Reply
    UVM

  8. Re: If I send some sequence item through driver which will write into the registers of dut and again if I send some sequence item which will read the data from dut register in that case are there any need to use phase raise and drop objection from sequen

    Posted by nikhilverif on Apr 5, 2018
    In reply to Subhra Bera: No need to raise objections from individual sequences, all you need to do is, in read sequences wait for response from driver before ending. Ideally objections should be raised only from test, as it controls all the sequences.If y ...

    Reply
    UVM
    phase_raise_objection phase_drop_objection

  9. Re: Scorboard phasing problem?

    Posted by nikhilverif on Apr 4, 2018
    In reply to Subhra Bera: I think problem is because of objection,I am not sure if you are waiting for all transactions to complete before dropping the objection from test/seq. You can use +UVM_PHASE_TRACE and +UVM_OBJECTION_TRACE defines to debug the obje ...

    Reply
    UVM
    uvm_scoreboard phasing

  10. Re: parent parameter for new function in agent class

    Posted by nikhilverif on Apr 4, 2018
    In reply to verif_learner: Yes, parent should be passed while creating the agent, else it will come under the scope of UVM_TOP. I am attaching 1 code snippet and output. env_code: abc h_dummy; abc h_dummy1; build_phase() h_dummy = abc::type_id::create(&qu ...

    Reply
    UVM
    new

Pages

  • 1
  • 2
  • next →

Filter by forum:

  • UVM Remove UVM filter

Filter by content type:

  • Reply (9) Apply Reply filter
  • Question (3) Apply Question filter

Filter by solution status

  • Is a solution (1) Apply Is a solution filter

Filter by author:

  • nikhilverif Remove nikhilverif filter

Filter by question keywords:

  • UVM (2) Apply UVM filter
  • RAL (1) Apply RAL filter
  • uvm_mem (1) Apply uvm_mem filter
  • uvm_mem_mam memory (1) Apply uvm_mem_mam memory filter
  • uvm_reg (1) Apply uvm_reg filter
Siemens Digital Industries Software

Siemens Digital Industries Software

##TodayMeetsTomorrow

Solutions

  • Cloud
  • Mendix
  • Siemens EDA
  • MindSphere
  • Siemens PLM
  • View all portfolio

Explore

  • Digital Journeys
  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Newsletter
  • Customer Stories

Contact Us

USA:

phone-office +1 800 547 3000

See our Worldwide Directory

  • Contact Us
  • Support Center
  • Give us Feedback
©2021 Siemens Digital Industries Software. All Rights Reserved.
Terms of Use Privacy Cookie Policy