Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.

    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages

    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage

    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.

    • Universal Verification Methodology (UVM)

      • UVMF - One Bite at a Time
      • Introduction to UVM
      • Basic UVM
      • UVM Debug
      • Advanced UVM
      • UVM Connect

    • Featured Courses

      • Portable Stimulus Basics
      • Introduction to DO-254
      • SystemVerilog OOP for UVM Verification
      • Power Aware Verification
      • Power Aware CDC Verification
      • Assertion-Based Verification
      • Metrics in SoC Verification

    • Additional Courses

      • Clock-Domain Crossing Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters

    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal Coverage
      • Formal-Based Technology: Automatic Formal Solutions
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking

    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.

    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum

    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum

    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum

    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).

    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns

    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns

    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizon - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.

    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook

    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines

    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.

    • Upcoming & Featured Events

      • Events Calendar

    • On Demand Seminars

      • UVM 1800.2 & Updated UVM Cookbook
      • Debug
      • FPGA Verification
      • All On-Demand Seminars

    • Recording Archive

      • DAC 2019 Session Recordings
      • User2User Silicon Valley 2019
      • Portable Stimulus from IP to SoC
      • Wilson Research Group - 2018 Results
      • All Recordings

    • Mentor Training Center

      • SystemVerilog for Verification
      • SystemVerilog UVM
      • SystemVerilog UVM Advanced
      • Instructor-led Training

    • Mentor Learning Center

      • SystemVerilog Advanced OOP
      • UVM Transactions and Sequences
      • UVM Monitors and Agents
      • Functional Verification Library
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.

    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Technical Resources

    • Verification Horizons Publication

      • Verification Horizons - December 2019
      • Verification Horizons - June 2019
      • Verification Horizons - February 2019
      • Issue Archive

    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us

    • Training

      • Questa® & ModelSim®
      • SystemVerilog
      • Functional Verification Library
Ask a Question
UVM
  • Home /
  • Forums /
  • Search

Forum Search

Results

  1. Re: uvm reg read from uvm-monitor

    Posted by dhserfer on Nov 21, 2019
    In reply to zhehuixu_intel: I'm having difficulty understanding your English, so in general, it's best to post your code. I have done something similar to what you are trying, but I didn't use a sequence. I just passed the reg_model handle ...

    Reply
    UVM

  2. Re: uvm reg read from uvm-monitor

    Posted by dhserfer on Jun 3, 2019
    In reply to xdwzh: It is possible to call register model methods from components if the component has the reg model handle and the register model is set up correctly. ...

    Reply
    UVM

  3. Re: assertion error

    Posted by dhserfer on Mar 28, 2018
    In reply to lalithjithan: Your assertion module count_assert doesn't need any outputs, they should be inputs. ...

    Reply
    UVM

  4. Re: UVM driver blocks handshake to finish_item when run_phase spawns processes by "fork" "join_none"

    Posted by dhserfer on May 24, 2017
    In reply to dario.dellaquia: You don't need to call seq_item_port.item_done if seq_item_port.try_next_item returns a NULL pointer. Also, join_none allows the parent thread to continue after the child threads are spawned. Since task2 is much faster th ...

    Reply
    UVM
    UVM driver fork join_none simulation stops

  5. Re: Unable to disable a register from REG_BIT_BASH testing

    Posted by dhserfer on May 13, 2017
    In reply to birenkumar: remove the.* from the path string ...

    Reply
    UVM

  6. Re: Unable to disable a register from REG_BIT_BASH testing

    Posted by dhserfer on May 12, 2017
    In reply to chr_sue: Since not all code has been posted it's difficult to comment. It is always helpful to just put debug statements in the code. Anyways, I think if you remove the ".*" from your uvm_resource_db set() method it will not bit ...

    Reply
    UVM

  7. Re: Unable to disable a register from REG_BIT_BASH testing

    Posted by dhserfer on May 11, 2017
    In reply to birenkumar: p.203 of the Cookbook (Coding Guidelines) discusses why it's not a good idea to use pre/post body. It also mentions that you should call super.body() if you want to execute the base sequence body. Read the link below and think ...

    Reply
    UVM

  8. Re: Changing sequemcer handle in reg_seqs still triggers register writes

    Posted by dhserfer on May 9, 2017
    In reply to msuthar: Did you previously call the uvm_reg_map function set_sequencer()? That would set the sequencer and the adapter for whatever reg_map you are utilizing. ...

    Reply
    UVM
    RAL

  9. Re: Casting from parent class to child class

    Posted by dhserfer on Jan 14, 2017
    In reply to manik16: Your code is very difficult to read. I don't see why you have 2 child classes before the analysis port write when you could just set all values in the first child class and assign that to the base class handle. After you perform ...

    Reply
    UVM

  10. Re: UVM & system verilog bind

    Posted by dhserfer on Jan 1, 2017
    In reply to Jonyc: I don't know what you mean by, Quote: i need to have access enc/cfg/sequencer object etc.. If you didn't search the forum(s) for this topic, then I recommend doing so, there are many postings on this. Try searching on "bi ...

    Reply
    UVM
    Bind Factory UVM

Pages

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • next →

Filter by forum:

  • UVM Remove UVM filter

Filter by content type:

  • Reply (56) Apply Reply filter

Filter by solution status

  • Is a solution (4) Apply Is a solution filter

Filter by author:

  • dhserfer Remove dhserfer filter

© Mentor, a Siemens Business, All rights reserved www.mentor.com

Footer Menu

  • Sitemap
  • Terms & Conditions
  • Verification Horizons Blog
  • LinkedIn Group
SiteLock