Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.

    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages

    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage

    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.

    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time

    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification

    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters

    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking

    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.

    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum

    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum

    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum

    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).

    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns

    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns

    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.

    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook

    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines

    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.

    • Upcoming & Featured Events

      • Creating an Optimal Safety Architecture  - February 9th
      • The ABC of Formal Verification - February 11th
      • Events Calendar

    • On Demand Seminars

      • I'm Excited About Formal...
      • Visualizer Coverage
      • Formal-based ‘X’ Verification
      • 2020 Functional Verification Study
      • All On-Demand Seminars

    • Recording Archive

      • Improving Your SystemVerilog & UVM Skills
      • Should I Kill My Formal Run?
      • Visualizer Debug Environment
      • All Recordings

    • Mentor Training Center

      • SystemVerilog for Verification
      • SystemVerilog UVM
      • UVM Framework
      • Instructor-led Training

    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • Questa Simulation Coverage Acceleration Apps with inFact
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.

    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources

    • Verification Horizons Publication

      • Verification Horizons - November 2020
      • Verification Horizons - July 2020
      • Verification Horizons - March 2020
      • Issue Archive

    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us

    • Training

      • Questa® & ModelSim®
      • Questa® inFact
      • Functional Verification Library
Ask a Question
UVM RAL
  • Home /
  • Forums /
  • Search

Forum Search

Results

  1. uvm_config_db get method is failing when null is passed to seq.start() method

    Posted by Reuben on May 16, 2020
    UVM null uvm_config_db #(...)::get() RAL I'm studying RAL and I experienced this situation wherein the uvm_config_db get method is failing when I use null handle for the sequencer in the seq.start() method. The uvm_config_db get method is in the body ...

    Question
    UVM
    null uvm_config_db #(...)::get() RAL

  2. Setting endianness for every uvm_reg

    Posted by Edison_yu on Apr 9, 2019
    UVM RAL Hi, Assume I can't change reg2bus of adapter, and I want to write in register in different endianness, how can I do? I have already try this.default_map = create_map("", 0, 4, UVM_LITTLE_ENDIAN,0), change on the fourth argument (UVM ...

    Question
    UVM
    RAL

  3. How to set_compare(UVM_NO_CHECK) to individual bits of register fields?

    Posted by shahkavish77 on Feb 27, 2018
    UVM UVM_NO_CHECK set_compare bit_access backdoor_check RAL Hi, I am having one Register defined with some fields. 32-bits wide Register R1 with fields F1, F2, F3, F4- each 8 bits wide. Now for backdoor check, I want to set UVM_NO_CHECK for bit 0 of R1, me ...

    Question
    UVM
    UVM_NO_CHECK set_compare bit_access backdoor_check RAL

  4. Backdoor access is not updating the register in the DUT

    Posted by Reuben on Jul 22, 2016
    UVM UVM_BACKDOOR RAL ral backdoor I setup a RAL in my testbench and I created a sequence to try the backdoor access. The sequence goes like this, virtual task body (); super.body ();   if (! tb_reg_block.reg_0. randomize ()) begin `uvm_fatal ("RAND_F ...

    Question
    UVM
    UVM_BACKDOOR RAL ral backdoor

  5. RAL

    Posted by gopal_susarla on May 17, 2016
    UVM RAL DUT instantiates module A module A instantiates module B & module C. Module B is a APB slave and module C is a APB master. How do I verify RAL in module B? I have an APB agent that I need to 'connect' to module B to control the APB i ...

    Question
    UVM
    RAL

  6. Executing RegModel translation sequence on sequencer, does not have an upstream sequencer defined. Execution of register items available only via direct calls to 'do_rw_access'

    Posted by Jayakirthi Reddy on Dec 9, 2015
    UVM RAL Cookbook: Registers/ModelStructure Hi, I am trying implement RAL. I am getting following UVM_WARNING and my test is hanging. UVM_WARNING /synopsys/vcs_mx_J-2014.12-sp3/etc/uvm/reg/uvm_reg_sequence.svh(137) @ 0: uvm_test_top.env.sagent.ssp_seqr@@s_ ...

    Question
    UVM
    RAL Cookbook: Registers/ModelStructure

  7. Register Backdoor Issue

    Posted by shreemant.vats on Jan 30, 2015
    UVM uvm RAL UVM RAL Backdoor Write hdl_path Cookbook: Registers/BackdoorAccess Hi all, I am getting an error while accessing my dut register via backdoor as:- UVM_ERROR: set: unable to locate hdl path (dut.reg1) # Either the name is incorrect, or you may ...

    Question
    UVM
    uvm RAL UVM RAL Backdoor Write hdl_path Cookbook: Registers/BackdoorAccess

  8. Issue in setting up Hdl path in RAL

    Posted by kothaluri rajashekhar on Jan 8, 2015
    UVM RAL unable to locate hdl path Hi, Need help. I am facing an issue in setting up hdl path. Using back door access, this is the access hdl path: top.dut_i.x_i.y_i.z_i.reg Here top- Top Module dut_i- dut Module instance name x_i- x Module instantiated in ...

    Question
    UVM
    RAL unable to locate hdl path

  9. Can uvm register model which support backdoor operation included in a package?

    Posted by seabeam on May 1, 2014
    UVM uvm_reg frontdoor backdoor hierarchy reference RAL Package Hi all: The uvm register model backdoor use direct hierarchy reference register of DUT. Now register model is constructed in env: class ahb_env extends uvm_env; ahb_reg_model reg_model;... fun ...

    Question
    UVM
    uvm_reg frontdoor backdoor hierarchy reference RAL Package

Filter by forum:

  • UVM Remove UVM filter

Filter by content type:

  • Question (9) Apply Question filter

Filter by solution status

  • Has a solution Remove Has a solution filter

Filter by author:

  • Reuben (2) Apply Reuben filter
  • Edison_yu (1) Apply Edison_yu filter
  • gopal_susarla (1) Apply gopal_susarla filter
  • Jayakirthi Reddy (1) Apply Jayakirthi Reddy filter
  • kothaluri rajashekhar (1) Apply kothaluri rajashekhar filter
  • seabeam (1) Apply seabeam filter
  • shahkavish77 (1) Apply shahkavish77 filter
  • shreemant.vats (1) Apply shreemant.vats filter

Filter by question keywords:

  • RAL Remove RAL filter
  • backdoor_check (1) Apply backdoor_check filter
  • bit_access (1) Apply bit_access filter
  • Cookbook: Registers/BackdoorAccess (1) Apply Cookbook: Registers/BackdoorAccess filter
  • Cookbook: Registers/ModelStructure (1) Apply Cookbook: Registers/ModelStructure filter
  • hierarchy reference (1) Apply hierarchy reference filter
  • null (1) Apply null filter
  • Package (1) Apply Package filter
  • ral backdoor (1) Apply ral backdoor filter
  • set_compare (1) Apply set_compare filter
  • unable to locate hdl path (1) Apply unable to locate hdl path filter
  • uvm (1) Apply uvm filter
  • UVM RAL Backdoor Write hdl_path (1) Apply UVM RAL Backdoor Write hdl_path filter
  • UVM_BACKDOOR (1) Apply UVM_BACKDOOR filter
  • uvm_config_db #(...)::get() (1) Apply uvm_config_db #(...)::get() filter
  • UVM_NO_CHECK (1) Apply UVM_NO_CHECK filter
  • uvm_reg frontdoor backdoor (1) Apply uvm_reg frontdoor backdoor filter

© Mentor, a Siemens Business, All rights reserved www.mentor.com

Footer Menu

  • Sitemap
  • Terms & Conditions
  • Verification Horizons Blog
  • LinkedIn Group
SiteLock