Posted by Maitri@07 on Nov 16, 2018
UVM Assertion system verilog #uvm concurrent assertion Hi, I am writing an assertion for one scenario. e.g There is an ALU which has one i/p port for data_in, i/p port for command(instruction), reset, clk and one o/p port. I want to check the functionalit ...
Question