Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.

    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages

    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage

    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.

    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time

    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification

    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters

    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking

    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.

    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum

    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum

    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum

    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).

    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns

    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns

    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.

    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook

    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines

    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.

    • Upcoming & Featured Events

      • Creating an Optimal Safety Architecture  - February 9th
      • The ABC of Formal Verification - February 11th
      • Events Calendar

    • On Demand Seminars

      • I'm Excited About Formal...
      • Visualizer Coverage
      • Formal-based ‘X’ Verification
      • 2020 Functional Verification Study
      • All On-Demand Seminars

    • Recording Archive

      • Improving Your SystemVerilog & UVM Skills
      • Should I Kill My Formal Run?
      • Visualizer Debug Environment
      • All Recordings

    • Mentor Training Center

      • SystemVerilog for Verification
      • SystemVerilog UVM
      • UVM Framework
      • Instructor-led Training

    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • Questa Simulation Coverage Acceleration Apps with inFact
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.

    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources

    • Verification Horizons Publication

      • Verification Horizons - November 2020
      • Verification Horizons - July 2020
      • Verification Horizons - March 2020
      • Issue Archive

    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us

    • Training

      • Questa® & ModelSim®
      • Questa® inFact
      • Functional Verification Library
Ask a Question
UVM #uvm
  • Home /
  • Forums /
  • Search

Forum Search

Results

  1. How to display time in femtoseconds for uvm_info statements

    Posted by sj1992 on Feb 11, 2020
    UVM #uvm UVM_VERBOSITY timescale uvm_info Hi, Is there is command-line option to display time in femtoseconds for uvm_info statements? At present all the uvm statements are printed out in nanoseconds Thanks ...

    Question
    UVM
    #uvm UVM_VERBOSITY timescale uvm_info

  2. Getting an object from parent class to child class

    Posted by sj1992 on Jan 16, 2020
    UVM #uvm set_config_object get_config_obj environment Hi, I am using UVM1.1 and in this I have a parent env class which sets an object(Ex: set_config_object ("*", "reg_cfg", rif_cfg_h)). I have a child env class which extends this pare ...

    Question
    UVM
    #uvm set_config_object get_config_obj environment

  3. what code goes into main_phase

    Posted by sj1992 on Jun 9, 2019
    UVM #uvm Cookbook: Phasing UVM phases Hi, Can someone tell me what code goes into end_of_elaboration, start_of simulation, and main_phase? I saw that TB topology and opening of log files are done in start_of_simulation phase. I also have not come across e ...

    Question
    UVM
    #uvm Cookbook: Phasing UVM phases

  4. Any use case where we should be creating a new transaction(using factory create) for every iteration in a sequence?

    Posted by sj1992 on May 2, 2019
    UVM #uvm uvm sequence item #randomization #uvm #factory Hi, Can someone provide me an example where we should be creating a new transaction(using factory create) for every iteration in a sequence? I know that using the same object helps in terms of perfor ...

    Question
    UVM
    #uvm uvm sequence item #randomization #uvm #factory

  5. Can we use run task instead of body task inside a sequence

    Posted by sj1992 on Jan 2, 2019
    UVM #uvm #systemverilog UVM phases Hi, Can we write the logic to start and stop a transaction inside run task of a sequence class instead of body task? If not can you please explain me why Thanks ...

    Question
    UVM
    #uvm #systemverilog UVM phases

  6. What is the difference between set_global_stop_timeout() and set_global_timeout()

    Posted by sj1992 on Oct 10, 2018
    UVM #uvm ovm field macros Hello, What is the difference between set_global_stop_timeout() and set_global_timeout()? Should set_global_stop_timeout() be greater than set_global_timeout() Thanks ...

    Question
    UVM
    #uvm ovm field macros

Filter by forum:

  • UVM Remove UVM filter

Filter by content type:

  • Question (6) Apply Question filter

Filter by solution status

  • Has a solution (2) Apply Has a solution filter

Filter by author:

  • sj1992 Remove sj1992 filter

Filter by question keywords:

  • #uvm Remove #uvm filter
  • UVM phases (2) Apply UVM phases filter
  • #randomization (1) Apply #randomization filter
  • #systemverilog (1) Apply #systemverilog filter
  • #uvm #factory (1) Apply #uvm #factory filter
  • Cookbook: Phasing (1) Apply Cookbook: Phasing filter
  • environment (1) Apply environment filter
  • field macros (1) Apply field macros filter
  • get_config_obj (1) Apply get_config_obj filter
  • ovm (1) Apply ovm filter
  • set_config_object (1) Apply set_config_object filter
  • timescale uvm_info (1) Apply timescale uvm_info filter
  • uvm sequence item (1) Apply uvm sequence item filter
  • UVM_VERBOSITY (1) Apply UVM_VERBOSITY filter

© Mentor, a Siemens Business, All rights reserved www.mentor.com

Footer Menu

  • Sitemap
  • Terms & Conditions
  • Verification Horizons Blog
  • LinkedIn Group
SiteLock