Posted by rishikpillai90 on Apr 12, 2018
UVM #systemverilog #uvm configdb Hi, I have an interface set() to config_db inside an initial block of a module instantiated inside top module. I understand that run_test() from an initial block of top module kicks off the UVM phases. My config_db get() f ...
Question