Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.

    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages

    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage

    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.

    • Universal Verification Methodology (UVM)

      • UVMF - One Bite at a Time
      • Introduction to UVM
      • Basic UVM
      • UVM Debug
      • Advanced UVM
      • UVM Connect

    • Featured Courses

      • Portable Stimulus Basics
      • Introduction to DO-254
      • SystemVerilog OOP for UVM Verification
      • Power Aware Verification
      • Power Aware CDC Verification
      • Assertion-Based Verification
      • Metrics in SoC Verification

    • Additional Courses

      • Clock-Domain Crossing Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters

    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal Coverage
      • Formal-Based Technology: Automatic Formal Solutions
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking

    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.

    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum

    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum

    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum

    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).

    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns

    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns

    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizon - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.

    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook

    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines

    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.

    • Upcoming & Featured Events

      • DVClub- Austin, TX | 12/11
      • Events Calendar

    • On Demand Seminars

      • UVM 1800.2 & Updated UVM Cookbook
      • Debug
      • FPGA Verification
      • All On-Demand Seminars

    • Recording Archive

      • DAC 2019 Session Recordings
      • User2User Silicon Valley 2019
      • Portable Stimulus from IP to SoC
      • Wilson Research Group - 2018 Results
      • All Recordings

    • Mentor Training Center

      • SystemVerilog for Verification
      • SystemVerilog UVM
      • SystemVerilog UVM Advanced
      • Instructor-led Training

    • Mentor Learning Center

      • SystemVerilog Advanced OOP
      • UVM Transactions and Sequences
      • UVM Monitors and Agents
      • Functional Verification Library
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.

    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Technical Resources

    • Verification Horizons Publication

      • Verification Horizons - December 2019
      • Verification Horizons - June 2019
      • Verification Horizons - February 2019
      • Issue Archive

    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us

    • Training

      • Questa® & ModelSim®
      • SystemVerilog
      • Functional Verification Library
Ask a Question
UVM uvm register model
  • Home /
  • Forums /
  • Search

Forum Search

Results

  1. Unable to compile a register model using registers of size 2048 bits

    Posted by Marc43 on Sep 5, 2019
    UVM UVM Questa questasim #uvm uvm register model Hello, I am unable to compile my register model using registers of size 2048 bits. I know that the default size is 64 and we have to do +define+UVM_REG_DATA_WIDTH=2048 when compiling UVM. But it doesn' ...

    Question
    UVM
    UVM Questa questasim #uvm uvm register model

  2. Register Abstraction Layer

    Posted by shimonc on Jun 20, 2019
    UVM uvm register model Hi UVM forum, I have a question about RAL. In a previous questions I already refer to this subject, but I didn't ask the question correctly. The register model is been update by the function bus2reg which is one of two uvm_reg_ ...

    Question
    UVM
    uvm register model

  3. Multi layered virtual sequences and grabbing a sequencer

    Posted by Lior Grinzaig on Jan 10, 2019
    UVM virtual sequence sequence hierarchy uvm register model grabing sequencer sequencer Hi, I am interested in the method that will enable me to grab a sequencer from a high hierarchy level virtual sequence and pass the permissions that the high level sequ ...

    Question
    UVM
    virtual sequence sequence hierarchy uvm register model grabing sequencer sequencer

  4. Getting around UVM/REG/DUPLROOT

    Posted by badrip.nitt on Oct 31, 2018
    UVM Advanced UVM Register uvm register model Hi, I am trying to get around this error in my environment. The environment structure that I have with my register model look something like this (I rather want it to look like this).- env.sub_env[0].regmodel- ...

    Question
    UVM
    Advanced UVM Register uvm register model

  5. vlog not accepting +define for UVM_REG_ADDR_WIDTH/UVM_REG_DATA_WIDTH

    Posted by gowthamnirmalraj on Mar 27, 2018
    UVM #uvm uvm register model I am trying to run a testcase which performs UVM predefined Register Tests. I used +define+UVM_REG_ADDR_WIDTH=32 +define+UVM_REG_DATA_WIDTH=32 in the run script to overwrite the default address and datawidth for the UVM Predefi ...

    Question
    UVM
    #uvm uvm register model

  6. Why predict function of register model should update the.value variable that is used for randomization?

    Posted by Jonathan_Alvarez on Oct 13, 2017
    UVM Advanced UVM Register uvm register model aliased registers Methodology Hi verification experts, This is a question about methodology. I have a RW register (called Areg) that is updated by writing other register (called Breg) of the DUT and also by wri ...

    Question
    UVM
    Advanced UVM Register uvm register model aliased registers Methodology

  7. Register model initial values

    Posted by stefanotraferro on Mar 2, 2017
    UVM uvm register model Hi, I am not a very expert UVM user and I am running some trials with the register model. In my testbench I have the following loop just to print the content of the register model: my_regmodel.get_blocks (blks, UVM_HIER); foreach (b ...

    Question
    UVM
    uvm register model

  8. UVM register model conflict

    Posted by bennetta1000 on Feb 21, 2017
    UVM uvm register model Advanced UVM Register register adapter Hi Everyone, I'm having an issue while using a UVM register model with an APB register adapter. I can post some code if required, but I think in this case it'll be clearer if I just e ...

    Question
    UVM
    uvm register model Advanced UVM Register register adapter

  9. Paging a uvm block in regmodel

    Posted by pankaj on Jan 3, 2017
    UVM UVM UVM register mapping pages paging uvm register model Hello All, I want to all add two uvm_block at same offset inside my regmodel. I am doing like following but it will create only one instance at this address location. default_map.add_submap(B0.d ...

    Question
    UVM
    UVM UVM register mapping pages paging uvm register model

  10. Register adapter using sequence layering

    Posted by rdemirci on May 18, 2016
    UVM register adapter uvm register model Sequence Layering Hello, I have VIP for a custom interface that is not generated thinking of using register modeling. In this environment my register adapter needs to use sequence instead of sequence item. As I lear ...

    Question
    UVM
    register adapter uvm register model Sequence Layering

Filter by forum:

  • UVM Remove UVM filter

Filter by content type:

  • Question (10) Apply Question filter

Filter by solution status

  • Has a solution (2) Apply Has a solution filter

Filter by author:

  • badrip.nitt (1) Apply badrip.nitt filter
  • bennetta1000 (1) Apply bennetta1000 filter
  • gowthamnirmalraj (1) Apply gowthamnirmalraj filter
  • Jonathan_Alvarez (1) Apply Jonathan_Alvarez filter
  • Lior Grinzaig (1) Apply Lior Grinzaig filter
  • Marc43 (1) Apply Marc43 filter
  • pankaj (1) Apply pankaj filter
  • rdemirci (1) Apply rdemirci filter
  • shimonc (1) Apply shimonc filter
  • stefanotraferro (1) Apply stefanotraferro filter

Filter by question keywords:

  • uvm register model Remove uvm register model filter
  • Advanced UVM Register (3) Apply Advanced UVM Register filter
  • #uvm (2) Apply #uvm filter
  • register adapter (2) Apply register adapter filter
  • aliased registers (1) Apply aliased registers filter
  • grabing sequencer (1) Apply grabing sequencer filter
  • Methodology (1) Apply Methodology filter
  • paging (1) Apply paging filter
  • questasim (1) Apply questasim filter
  • sequence hierarchy (1) Apply sequence hierarchy filter
  • Sequence Layering (1) Apply Sequence Layering filter
  • sequencer (1) Apply sequencer filter
  • UVM (1) Apply UVM filter
  • UVM Questa (1) Apply UVM Questa filter
  • UVM register mapping pages (1) Apply UVM register mapping pages filter
  • virtual sequence (1) Apply virtual sequence filter

© Mentor, a Siemens Business, All rights reserved www.mentor.com

Footer Menu

  • Sitemap
  • Terms & Conditions
  • Verification Horizons Blog
  • LinkedIn Group
SiteLock