Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.

    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages

    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage

    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.

    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time

    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification

    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters

    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking

    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.

    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum

    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum

    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum

    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).

    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns

    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns

    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.

    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook

    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines

    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.

    • Upcoming & Featured Events

      • U2U MARLUG - January 26th
      • Creating an Optimal Safety Architecture  - February 9th
      • The ABC of Formal Verification - February 11th
      • Events Calendar

    • On Demand Seminars

      • I'm Excited About Formal...
      • Visualizer Coverage
      • Formal-based ‘X’ Verification
      • 2020 Functional Verification Study
      • All On-Demand Seminars

    • Recording Archive

      • Improving Your SystemVerilog & UVM Skills
      • Should I Kill My Formal Run?
      • Visualizer Debug Environment
      • All Recordings

    • Mentor Training Center

      • SystemVerilog for Verification
      • SystemVerilog UVM
      • UVM Framework
      • Instructor-led Training

    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • Questa Simulation Coverage Acceleration Apps with inFact
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.

    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources

    • Verification Horizons Publication

      • Verification Horizons - November 2020
      • Verification Horizons - July 2020
      • Verification Horizons - March 2020
      • Issue Archive

    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us

    • Training

      • Questa® & ModelSim®
      • Questa® inFact
      • Functional Verification Library
Ask a Question
UVM
  • Home /
  • Forums /
  • Search

Forum Search

Results

  1. is it benefit to lock the code of driver/monitor

    Posted by designer007 on Jan 17, 2021
    UVM the drive & monitor is different when used in different when used in different bus protocols. Class my_monitor extends uvm_compoment; task_ind task_h; funtion build_phase (uvm_phase phase); if (! uvm_config_db # (task_ind):: get (this, "" ...

    Question
    UVM

  2. Re: is it benefit to lock the code of driver/monitor

    Posted by designer007 on Jan 17, 2021
    In reply to chr_sue: yes， monitor/driver is different when a agt is eth and another agt is pcie; if we take the related task outof monitor/driver. build a method class for the protocol related parts. so monitor/driver can be reuse between different agt. ...

    Reply
    UVM

  3. How to get parameterized interface handle in driver

    Posted by bramani@uvm on Jan 16, 2021
    UVM interface my_intf(logic clk); parameter NUM_IO=32; logic [NUM_IO-1:0] my_sig1; endinterface class my_driver extends uvm_driver; virtual my_intf vif; `uvm_component_utils(my_driver); function new (string name, uvm_component parent); super.new(name, par ...

    Question
    UVM

  4. Re: How to get parameterized interface handle in driver

    Posted by chr_sue on Jan 16, 2021
    In reply to bramani@uvm: You could put your parameter in a package and make this available in any place you are using this parameter. ...

    Reply
    UVM

  5. Hierarchical access to a coverpoint from interface

    Posted by Khaled Ismail on Jan 16, 2021
    UVM #systemverilog #coverage #hierarchy #interface I'm trying to hierarchically access a coverpoint defined in a uvm_subscriber from an interface. I want to do something like the following: coverage_value = coverage_uvm_subscriber_class.my_covergroup ...

    Question
    UVM
    #systemverilog #coverage #hierarchy #interface

  6. Re: Hierarchical access to a coverpoint from interface

    Posted by dave_59 on Jan 16, 2021
    In reply to Khaled Ismail: This should work as long as you have access to the class type of coverage_uvm_subscriber_class from the package it is defined in and you can get a handle to the component created by your environment. ...

    Reply
    UVM
    #systemverilog #coverage #hierarchy #interface

  7. How do get value of string in an initial block the value of which is set in a build_phase

    Posted by bramani@uvm on Jan 16, 2021
    UVM module mymod ();   string mystr;   initial begin if (! (uvm_config_db # (string):: get (this, "*", "my_string", mystr))) `uvm_fatal ("FATAL", "Could not get value for my_string") end endmodule   module mymod1 () ...

    Question
    UVM

  8. Re: How do get value of string in an initial block the value of which is set in a build_phase

    Posted by bramani@uvm on Jan 16, 2021
    Thanks Dave, exactly what I was looking for and it worked:-) ...

    Reply
    UVM

  9. objections in UVM?

    Posted by Arun_Rajha on Jan 16, 2021
    UVM The raise_objections and drop_objections are used in the run_phase of the tests. It is not explicitly called in any other components(agent, sequencer, env). To my understanding, these functions are used to prevent the control from moving to the next p ...

    Question
    UVM

  10. Re: objections in UVM?

    Posted by dave_59 on Jan 16, 2021
    In reply to Arun_Rajha: You are required to explicitly raise an objection in the run_phase of at least one component; otherwise your simulation will end at time 0. We recommend doing that in the test component. But sometimes other components need to do th ...

    Reply
    UVM

Pages

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • …
  • next →

Filter by forum:

  • UVM Remove UVM filter

Filter by content type:

  • Reply (16878) Apply Reply filter
  • Question (5361) Apply Question filter

Filter by solution status

  • Has a solution (1146) Apply Has a solution filter
  • Is a solution (596) Apply Is a solution filter

Filter by author:

  • chr_sue (3166) Apply chr_sue filter
  • dave_59 (2510) Apply dave_59 filter
  • cgales (903) Apply cgales filter
  • tfitz (355) Apply tfitz filter
  • cuonghle (191) Apply cuonghle filter
  • Tudor Timi (179) Apply Tudor Timi filter
  • bmorris (163) Apply bmorris filter
  • mperyer (163) Apply mperyer filter
  • verif_learner (154) Apply verif_learner filter
  • MayurKubavat (130) Apply MayurKubavat filter
  • ben@SystemVerilog.us (105) Apply ben@SystemVerilog.us filter
  • mseyunni (104) Apply mseyunni filter
  • mitesh.patel (102) Apply mitesh.patel filter
  • saritr (102) Apply saritr filter
  • Srini @ CVCblr.com (93) Apply Srini @ CVCblr.com filter
  • Nico75 (92) Apply Nico75 filter
  • gordon (88) Apply gordon filter
  • desperadorocks (85) Apply desperadorocks filter
  • John Verif (84) Apply John Verif filter
  • Reuben (82) Apply Reuben filter
  • Muthamizh (77) Apply Muthamizh filter
  • sunils (76) Apply sunils filter
  • swapnilm (74) Apply swapnilm filter
  • haykp (71) Apply haykp filter
  • warnerrs (71) Apply warnerrs filter
  • uvmsd (70) Apply uvmsd filter
  • PJ (69) Apply PJ filter
  • sharvil111 (66) Apply sharvil111 filter
  • shankar_logic (62) Apply shankar_logic filter
  • lalithjithan (57) Apply lalithjithan filter
  • dhserfer (56) Apply dhserfer filter
  • UVM_LOVE (54) Apply UVM_LOVE filter
  • S.P.Rajkumar.V (53) Apply S.P.Rajkumar.V filter
  • UVM_learner6 (53) Apply UVM_learner6 filter
  • Anudeep J (52) Apply Anudeep J filter
  • Phill_Ferg (52) Apply Phill_Ferg filter
  • rag123 (52) Apply rag123 filter
  • Rahulkumar (52) Apply Rahulkumar filter
  • zz8318 (52) Apply zz8318 filter
  • VE (51) Apply VE filter
  • rgarcia07 (49) Apply rgarcia07 filter
  • tpan (47) Apply tpan filter
  • Chandra Bhushan Singh (46) Apply Chandra Bhushan Singh filter
  • MICRO_91 (45) Apply MICRO_91 filter
  • nana (45) Apply nana filter
  • syed taahir ahmed (44) Apply syed taahir ahmed filter
  • rohitk (43) Apply rohitk filter
  • antonio92m (42) Apply antonio92m filter
  • rahulkumarkhokher@gmail.com (41) Apply rahulkumarkhokher@gmail.com filter
  • Vinay Jain (41) Apply Vinay Jain filter

Filter by question keywords:

  • #uvm (234) Apply #uvm filter
  • UVM (140) Apply UVM filter
  • uvm (124) Apply uvm filter
  • #systemverilog (76) Apply #systemverilog filter
  • RAL (52) Apply RAL filter
  • #UVM #RAL (50) Apply #UVM #RAL filter
  • uvm_config_db (37) Apply uvm_config_db filter
  • sequence (26) Apply sequence filter
  • uvm_reg (26) Apply uvm_reg filter
  • uvm_sequence (23) Apply uvm_sequence filter
  • #sequence (21) Apply #sequence filter
  • scoreboard (20) Apply scoreboard filter
  • config_db (19) Apply config_db filter
  • Advanced UVM Register (18) Apply Advanced UVM Register filter
  • virtual sequence (18) Apply virtual sequence filter
  • analysis port (15) Apply analysis port filter
  • #systemverilog #UVM (14) Apply #systemverilog #UVM filter
  • UVM phases (14) Apply UVM phases filter
  • driver (13) Apply driver filter
  • uvm register model (13) Apply uvm register model filter
  • uvm_info (13) Apply uvm_info filter
  • sequencer (12) Apply sequencer filter
  • Cookbook: UVM (11) Apply Cookbook: UVM filter
  • factory (11) Apply factory filter
  • interface (11) Apply interface filter
  • p_sequencer (11) Apply p_sequencer filter
  • tlm (11) Apply tlm filter
  • uvm uvm_config_db (11) Apply uvm uvm_config_db filter
  • UVM_VERBOSITY (11) Apply UVM_VERBOSITY filter
  • Cookbook: Phasing (10) Apply Cookbook: Phasing filter
  • multiple agents (10) Apply multiple agents filter
  • UVM Driver (10) Apply UVM Driver filter
  • UVM uvm_test (10) Apply UVM uvm_test filter
  • uvm_config_db #(...)::get() (10) Apply uvm_config_db #(...)::get() filter
  • VIP (10) Apply VIP filter
  • virtual sequencer (10) Apply virtual sequencer filter
  • #interface (9) Apply #interface filter
  • backdoor (9) Apply backdoor filter
  • Cookbook: Scoreboards (9) Apply Cookbook: Scoreboards filter
  • DPI (9) Apply DPI filter
  • systemverilog (9) Apply systemverilog filter
  • uvm ral (9) Apply uvm ral filter
  • uvm_driver (9) Apply uvm_driver filter
  • uvm_reg_block (9) Apply uvm_reg_block filter
  • uvm_reg_map (9) Apply uvm_reg_map filter
  • uvm_tlm_analysis_fifo (9) Apply uvm_tlm_analysis_fifo filter
  • sequences (8) Apply sequences filter
  • System Verilog (8) Apply System Verilog filter
  • uvm_error (8) Apply uvm_error filter
  • uvm_sequence_item (8) Apply uvm_sequence_item filter

© Mentor, a Siemens Business, All rights reserved www.mentor.com

Footer Menu

  • Sitemap
  • Terms & Conditions
  • Verification Horizons Blog
  • LinkedIn Group
SiteLock