Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.

    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages

    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage

    • Techniques & Tools

      • Verification IQ
      • Verification IP
      • Static-Based Techniques
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.

    • Universal Verification Methodology (UVM)

      • Introduction to UVM
      • UVM Basics
      • Advanced UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time

    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification

    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters

    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking

    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.

    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum

    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum

    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum

    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).

    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns

    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns

    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.

    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook

    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines

    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.

    • Featured & On-Demand

      • VA Live - Multiple Dates & Locations
      • Interconnect Formal
      • Formal and the Next Normal
      • Formal Verification Made Easy
      • Data Independence and Non-Determinism
      • Exhaustive Scoreboarding
      • Visualizer Debug Environment
      • Webinar Calendar

    • On-Demand Library

      • SystemVerilog Assertions
      • Practical Flows for Continuous Integration
      • Continuous Integration
      • Questa Verification IQ
      • Avery & Siemens VIP
      • Protocol and Memory Interface Verification
      • HPC Protocols & Memories
      • Preparing for PCIe 6.0: Parts I & II
      • High Defect Coverage
      • SoC Design & Functional Safety Flow
      • Complex Safety Architectures
      • All On-Demand Recordings

    • Recording Archive

      • Lint vs Formal AutoCheck
      • FPGA Design Challenges
      • Design Solutions as a Sleep Aid
      • Fix FPGA Failures Faster
      • CDC and RDC Assist
      • The Dog ate my RTL
      • Questa Lint & CDC
      • Hierarchical CDC+RDC
      • Improving Initial RTL Quality
      • CDC Philosophy
      • Hardware Emulation Productivity
      • The Three Pillars of Intent-Focused Insight
      • All Webinar Topics

    • Conferences & WRG

      • 2022 Functional Verification Study
      • Improving Your SystemVerilog & UVM Skills
      • Automotive Functional Safety Forum
      • Aerospace & Defense Tech Day
      • Siemens EDA Functional Verification
      • Industry Data & Surveys
      • DVCon 2023
      • DVCon 2022
      • DVCon 2021
      • Osmosis 2022
      • All Conferences

    • Siemens EDA Learning Center

      • EDA Xcelerator Academy(Learning Services) Verification Training, Badging and Certification
      • View all Xcelerator Academy classes
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.

    • Blog & News

      • Verification IQ
      • Verification Horizons Blog
      • Technical Resources

    • Verification Horizons Publication

      • Verification Horizons - March 2023
      • Verification Horizons - December 2022
      • Verification Horizons - July 2022
      • Issue Archive

    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Academy News
      • Contact Us

    • Training

      • Learning @OneGlance (PDF)
      • SystemVerilog & UVM Classes
      • Siemens EDA Classes
Ask a Question
Coverage
  • Home
  • Forums
  • Search

Forum Search

Results

  1. How can I quantify the coverage in scenario verification?

    Posted by Lily_y on Jun 9, 2023
    Coverage #coverage I use some test patterns in System level verification. The main purpose is to verify functionality of BUS and DDR. But, I'm not a BUS designer but DV engineer doing prototyping SoCs. I mainly check if the transaction is working wel ...

    Question
    Coverage
    #coverage

  2. coverage: cover change number of inputs in a generic way

    Posted by OE93 on Jun 8, 2023
    Coverage #coverage #bins Hi I have a DUT that instantiate in several place in the project, each time it has different num of input_vector, base on a PRAMETER: for example: module dut #(parameter NUM_OF_ELEMENTS = 32)(input logic [NUM_OF_ELEMENTS- 1: 0] a, ...

    Question
    Coverage
    #coverage #bins

  3. Re: coverage: cover change number of inputs in a generic way

    Posted by OE93 on Jun 8, 2023
    In reply to OE93: or, is there a way to use wildcard bins generative way? ...

    Reply
    Coverage
    #coverage #bins

  4. Re: coverage: cover change number of inputs in a generic way

    Posted by OE93 on Jun 8, 2023
    In reply to OE93: anyone? please... is there a way to generate separate bins for a generic DUT, instead of write in every instance explicitly? ...

    Reply
    Coverage
    #coverage #bins

  5. Re: How to create the cover group's bins that based on array's values

    Posted by dave_59 on Jun 5, 2023
    In reply to faigenboim: You can pass a handle as a covergroup argument. typedef class my_component; covergroup fxp_reg_access_cg (my_component handle, string maps_name, uvm_reg_addr_t maps_base, uvm_reg_addr_t maps_size) with function sample (uvm_reg_addr ...

    Reply
    Coverage
    #coverage #bins #uvm #array

  6. How to create the cover group's bins that based on array's values

    Posted by faigenboim on Jun 5, 2023
    Coverage #coverage #bins #uvm #array I wrote a covergroup that receives an array and builds the bins according to it, how can I make it so that a bin is built for each of the indexes of the array when its size is not known? My code now looks like this: co ...

    Question
    Coverage
    #coverage #bins #uvm #array

  7. Re: How to create the cover group's bins that based on array's values

    Posted by faigenboim on Jun 4, 2023
    In reply to dave_59: Hi Dave, Thanks for the response, but maybe I didn't explain myself enough- One of my coverpoints is based on the get_block function that is defined in the class, if I define the covergroup as external then it does not know the f ...

    Reply
    Coverage
    #coverage #bins #uvm #array

  8. Re: How to create the cover group's bins that based on array's values

    Posted by dave_59 on Jun 4, 2023
    In reply to faigenboim: You can move the covergroup definition outside the class. Everything it needs is being based as arguments and there is no more need to embed it in the class. ...

    Reply
    Coverage
    #coverage #bins #uvm #array

  9. Re: How to create the cover group's bins that based on array's values

    Posted by faigenboim on Jun 4, 2023
    In reply to dave_59: Thanks DAVE, I liked this way, but I'm a bit confused by it Quote: In reply to faigenboim: accessed_block_cp: coverpoint map_range (address) {bins maps [N] = {[0: N- 1]};} I tried to make code like this:   virtual function void s ...

    Reply
    Coverage
    #coverage #bins #uvm #array

  10. Re: How to create the cover group's bins that based on array's values

    Posted by dave_59 on Jun 1, 2023
    In reply to faigenboim: The size of the array must be known before constructing any covergroups. You could create an array of covergroups, one for each range. You just need to make sure that the each element of the array gets sampled, or only sample the c ...

    Reply
    Coverage
    #coverage #bins #uvm #array

Pages

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • …
  • next →

Filter by forum:

  • Coverage Remove Coverage filter

Filter by content type:

  • Reply (1216) Apply Reply filter
  • Question (524) Apply Question filter

Filter by solution status

  • Has a solution (21) Apply Has a solution filter
  • Is a solution (3) Apply Is a solution filter

Filter by author:

  • dave_59 (498) Apply dave_59 filter
  • cgales (43) Apply cgales filter
  • rgarcia07 (23) Apply rgarcia07 filter
  • tech_savvy (23) Apply tech_savvy filter
  • hisingh (18) Apply hisingh filter
  • Shashank Gurijala (18) Apply Shashank Gurijala filter
  • ashirahatti (16) Apply ashirahatti filter
  • ben@SystemVerilog.us (16) Apply ben@SystemVerilog.us filter
  • MICRO_91 (16) Apply MICRO_91 filter
  • Tudor Timi (15) Apply Tudor Timi filter
  • p_patel (14) Apply p_patel filter
  • gagan_billing (13) Apply gagan_billing filter
  • Rahulkumar (13) Apply Rahulkumar filter
  • CHANDANI B KUKADIA (12) Apply CHANDANI B KUKADIA filter
  • Gokul S (11) Apply Gokul S filter
  • sj1992 (11) Apply sj1992 filter
  • davidct (9) Apply davidct filter
  • NK (9) Apply NK filter
  • Srini @ CVCblr.com (9) Apply Srini @ CVCblr.com filter
  • An Pham (8) Apply An Pham filter
  • sraja (8) Apply sraja filter
  • sunils (8) Apply sunils filter
  • abhishkothari (7) Apply abhishkothari filter
  • Anudeep J (7) Apply Anudeep J filter
  • graeme_jessiman (7) Apply graeme_jessiman filter
  • Have_A_Doubt (7) Apply Have_A_Doubt filter
  • Jyothi_G (7) Apply Jyothi_G filter
  • Karmapanchal (7) Apply Karmapanchal filter
  • kartavya (7) Apply kartavya filter
  • mhild7 (7) Apply mhild7 filter
  • piyushpatel123 (7) Apply piyushpatel123 filter
  • Reuben (7) Apply Reuben filter
  • rohit_kumar (7) Apply rohit_kumar filter
  • suresh M (7) Apply suresh M filter
  • Swetha_ch (7) Apply Swetha_ch filter
  • Vinay Jain (7) Apply Vinay Jain filter
  • Ashutosh_jha (6) Apply Ashutosh_jha filter
  • bachan21 (6) Apply bachan21 filter
  • KumarSunilB (6) Apply KumarSunilB filter
  • Malai_21 (6) Apply Malai_21 filter
  • Meeta (6) Apply Meeta filter
  • Michael54 (6) Apply Michael54 filter
  • peter (6) Apply peter filter
  • raku (6) Apply raku filter
  • Ravina (6) Apply Ravina filter
  • Richard Hamer (EnSilica) (6) Apply Richard Hamer (EnSilica) filter
  • Subbi Reddy (6) Apply Subbi Reddy filter
  • theketi (6) Apply theketi filter
  • tsb_matumoto (6) Apply tsb_matumoto filter
  • unofficial_id (6) Apply unofficial_id filter

Filter by question keywords:

  • #coverage (52) Apply #coverage filter
  • #SystemVerilog #FunctionalCoverage (38) Apply #SystemVerilog #FunctionalCoverage filter
  • #systemverilog (24) Apply #systemverilog filter
  • coverage (24) Apply coverage filter
  • coverpoint (23) Apply coverpoint filter
  • #coverage #bins (18) Apply #coverage #bins filter
  • cross coverage (17) Apply cross coverage filter
  • covergroup (14) Apply covergroup filter
  • functional coverage (14) Apply functional coverage filter
  • code coverage (9) Apply code coverage filter
  • #transition #coverage #cross #bins #ignore_bins (8) Apply #transition #coverage #cross #bins #ignore_bins filter
  • cross coverage bins (8) Apply cross coverage bins filter
  • Coverage bins (7) Apply Coverage bins filter
  • array of covergroups (6) Apply array of covergroups filter
  • Cookbook: Coverage/Testplan to Functional Coverage (6) Apply Cookbook: Coverage/Testplan to Functional Coverage filter
  • #covergroup (5) Apply #covergroup filter
  • coverage system verilog cover bins (5) Apply coverage system verilog cover bins filter
  • cross bins (5) Apply cross bins filter
  • Transition Coverage. (5) Apply Transition Coverage. filter
  • #systemverilog #coverage (4) Apply #systemverilog #coverage filter
  • coverage transition bins (4) Apply coverage transition bins filter
  • #coverage #exclusion (3) Apply #coverage #exclusion filter
  • #System verilog (3) Apply #System verilog filter
  • #system verilog #coverage #with clause #coverpoints (3) Apply #system verilog #coverage #with clause #coverpoints filter
  • array bins (3) Apply array bins filter
  • Bins (3) Apply Bins filter
  • binsof() (3) Apply binsof() filter
  • cover groups (3) Apply cover groups filter
  • coverage ucdb (3) Apply coverage ucdb filter
  • cross (3) Apply cross filter
  • Expression Coverage (3) Apply Expression Coverage filter
  • functional coverage systemverilog (3) Apply functional coverage systemverilog filter
  • ignore_bins (3) Apply ignore_bins filter
  • scoreboard (3) Apply scoreboard filter
  • System Verilog (3) Apply System Verilog filter
  • UVM Coverage (3) Apply UVM Coverage filter
  • assertion (2) Apply assertion filter
  • Assertions using Generate Block (2) Apply Assertions using Generate Block filter
  • automatically-generated (2) Apply automatically-generated filter
  • Branch Coverage (2) Apply Branch Coverage filter
  • Cookbook: Coverage/UART Example Covergroups (2) Apply Cookbook: Coverage/UART Example Covergroups filter
  • Covergroup instance for an array (2) Apply Covergroup instance for an array filter
  • Efficient way to cross transition cover points (2) Apply Efficient way to cross transition cover points filter
  • FEC (2) Apply FEC filter
  • function coverage (2) Apply function coverage filter
  • iff (2) Apply iff filter
  • ignore sampled coverage conditionaly later (2) Apply ignore sampled coverage conditionaly later filter
  • illegal bins (2) Apply illegal bins filter
  • illegal_bins (2) Apply illegal_bins filter
  • vcoVER MERGE (2) Apply vcoVER MERGE filter
Siemens Digital Industries Software

Siemens Digital Industries Software

#TodayMeetsTomorrow

Portfolio

  • Cloud
  • Mendix
  • Electronic Design Automation
  • MindSphere
  • Design, Manufacturing and PLM Software
  • View all Portfolio

Explore

  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Customer Stories
  • Partners
  • Trust Center

Contact

  • VA - Contact Us
  • PLM - Contact Us
  • EDA - Contact Us
  • Worldwide Offices
  • Support Center
  • Give us Feedback
© Siemens 2023
Terms of Use Privacy Statement Cookie Statement DMCA