Forum Search | Verification Academy

Results

Re: What is the meaning of next code?

Posted by dave_59 on Jan 25, 2022
In reply to Michael54: This is a queue with a maximum size. See section 7.10 Queues in the IEEE 1800-2017 SystemVerilog LRM ...

Reply
SystemVerilog
What is the meaning of next code?

Posted by Michael54 on Jan 25, 2022
SystemVerilog Hello VA, class rate_coverage #(int unsigned TRACKING_WIN_LEN = 100) extends uvm_object; `uvm_object_utils(rate_coverage) bit xfer_num [$:TRACKING_WIN_LEN-1];.... I cannot understand the syntax of: bit xfer_num [$:TRACKING_WIN_LEN-1]; What t ...

Question
SystemVerilog
Compare fields from two associative arrays

Posted by nimbalkarad1 on Jan 25, 2022
SystemVerilog Compare fields from two Associative Array Hi, I want to compare fields from two associative arrays. please guide me. //sample code look a like //Structs are shown here for reference typedef struct packed {logic [2: 0] p; logic [3: 0] q;} w ...

Question
SystemVerilog

Compare fields from two Associative Array
Re: Compare fields from two associative arrays

Posted by dave_59 on Jan 25, 2022
In reply to nimbalkarad1: Normally you would declare the associative array with the key as the index val_1 array1 [key_1]; val_2 array2 [key_2]; Then you could do if (array1 [' {a: 2'd0, b: 2'd2, wk_order: ' {p: 3'd1, q: 4'd2 ...

Reply
SystemVerilog

Compare fields from two Associative Array
Array constraint. Each row total should be 100, with each element less than 80. I want to understand how to do this using only sum method of array.

Posted by vickydhudashia on Jan 25, 2022
SystemVerilog #constraint #randomization #systemverilog #Arrays #systemverilog #Arrays #packedarrays #unpackedarrays class fs_array; rand bit [7: 0] array1 [3] [4]; int i, j; rand int n; // ************************* incorrect output ********************** ...

Question
SystemVerilog

#constraint #randomization #systemverilog #Arrays #systemverilog #Arrays #packedarrays #unpackedarrays
Re: Array constraint. Each row total should be 100, with each element less than 80. I want to understand how to do this using only sum method of array.

Posted by dave_59 on Jan 25, 2022
In reply to vickydhudashia: constraint array_c {foreach (array1 [i]) array1 [i]. sum (item) with ((item < 80)? item: 101) == 100;} You first try was very close. Your cast int'(item) < 80 is unnecessary because the width of the conditional expre ...

Reply
SystemVerilog

#constraint #randomization #systemverilog #Arrays #systemverilog #Arrays #packedarrays #unpackedarrays
Merging of Two interface

Posted by UvmSv on Jan 25, 2022
UVM #uvm #interface Avalon Interface have Avalon memory mapped and Avalon streaming interface...... So how we can merge this two interface please guide me same....or have any related to interface merging doc/ example anything please share... ...

Question
UVM

#uvm #interface
Re: Merging of Two interface

Posted by manning999 on Jan 25, 2022
Why would you want to merge them? Interface Segregation Principle Separation of Concerns If you must bundle them together, why not wrap them in a module or nest them in another SV interface representing a higher level of abstraction? ...

Reply
UVM

#uvm #interface
Re: Packet generating

Posted by chr_sue on Jan 25, 2022
In reply to UvmSv: Yes using inline constraints. ...

Reply
UVM

#uvm #driver #valid #loop
uvm scoreboard, uvm_monitor and uvm_subscriber

Posted by abdelaali_21 on Jan 25, 2022
SystemVerilog uvm scoreboard uvm_monitor and uvm_subscriber Hey all, I hope you're all doing well. I was coding checkers for some interruption issued by DUT in scoreboard, But, I had one concern which is the timing of the check. the DUT interruption ...

Question
SystemVerilog

uvm scoreboard uvm_monitor and uvm_subscriber

Pages

This site uses cookies to improve your user experience and to provide you with content we believe will be of interest to you. Detailed information on the use of cookies on this website is provided in our Privacy Policy. By using this website, you consent to the use of our cookies.

Languages & Standards

Methodologies

Techniques & Tools

Universal Verification Methodology (UVM)

Featured Courses

Additional Courses

Formal-Based Techniques

Analog/Mixed Signal

UVM Forum

SystemVerilog Forum

Coverage Forum

Additional Forums

Implementation Patterns

Specification Patterns

Pattern Resources

UVM Cookbook

Coding Guidelines & Deployment

Coverage Cookbook

Featured Webinars

On-Demand Library

Recording Archive

Conferences & WRG

Siemens EDA Learning Center

Blog & News

Verification Horizons Publication

About Us

Training

Portfolio

Explore

Siemens

Contact