Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.

    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages

    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage

    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.

    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time

    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification

    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters

    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking

    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.

    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum

    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum

    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum

    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).

    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns

    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns

    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.

    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook

    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines

    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.

    • Upcoming & Featured Events

      • ISO 26262 Bottoms-Up Safety Analysis - September 29th
      • Stimulating Simulating 2: UVM Sequences - October 8th
      • 2020 Wilson Research Group - October 13th
      • Formal-based ‘X’ Verification - October 15th
      • Events Calendar

    • On Demand Seminars

      • Comprehensive Memory Modeling - DDR VIP
      • RDC Overview & Questa RDC Methodology
      • When Are You Done Running CDC?
      • Verilog Basics for SystemVerilog Constrained Random
      • All On-Demand Seminars

    • Recording Archive

      • Improving Your SystemVerilog & UVM Skills
      • Should I Kill My Formal Run?
      • Visualizer Debug Environment
      • What’s New in Functional Verification
      • DVCon 2020 - Featured Presentations
      • All Recordings

    • Mentor Training Center

      • SystemVerilog for Verification
      • SystemVerilog UVM
      • UVM Framework
      • Instructor-led Training

    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • Questa Simulation Coverage Acceleration Apps with inFact
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.

    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources

    • Verification Horizons Publication

      • Verification Horizons - July 2020
      • Verification Horizons - March 2020
      • Verification Horizons - December 2019
      • Issue Archive

    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us

    • Training

      • Questa® & ModelSim®
      • Questa® inFact
      • Functional Verification Library
Ask a Question
UVM
  • Home /
  • Forums /
  • Search

Forum Search

Results

  1. uvm_info not getting displayed but $display does.

    Posted by Nimisha Varadkar on Sep 11, 2020
    UVM `UVM_INFO component name meaningless uvm_macro UVM_VERBOSITY I have this following function called from a property, in which if I use uvm_info it is not displayed but $display gets displayed. function void display(int expected_cycles, int actual_cycle ...

    Question
    UVM
    `UVM_INFO component name meaningless uvm_macro UVM_VERBOSITY

  2. Re: uvm_info not getting displayed but $display does.

    Posted by dave_59 on Sep 11, 2020
    In reply to chr_sue: Christoph, please read the posts more carefully. The `uvm_info message was using UVM_LOW, which is higher than UVM_NONE, so that message was getting filtered. ...

    Reply
    UVM
    `UVM_INFO component name meaningless uvm_macro UVM_VERBOSITY

  3. Re: uvm_info not getting displayed but $display does.

    Posted by chr_sue on Sep 11, 2020
    In reply to TC_2017: Quote: In reply to Nimisha Varadkar: When you set the verbosity (via the command line switch) using +UVM_VERBOSITY=UVM_NONE Only statements with verbosity of UVM_NONE get displayed. Since you have a verbosity of UVM_LOW for the `uvm_i ...

    Reply
    UVM
    `UVM_INFO component name meaningless uvm_macro UVM_VERBOSITY

  4. Re: uvm_info not getting displayed but $display does.

    Posted by Nimisha Varadkar on Sep 11, 2020
    In reply to TC_2017: Thanks for the insight! ...

    Reply
    UVM
    `UVM_INFO component name meaningless uvm_macro UVM_VERBOSITY

  5. Re: uvm_info not getting displayed but $display does.

    Posted by TC_2017 on Sep 11, 2020
    In reply to Nimisha Varadkar: When you set the verbosity (via the command line switch) using +UVM_VERBOSITY=UVM_NONE Only statements with verbosity of UVM_NONE get displayed. Since you have a verbosity of UVM_LOW for the `uvm_info in the initial code, it ...

    Reply
    UVM
    `UVM_INFO component name meaningless uvm_macro UVM_VERBOSITY

  6. Re: uvm_info not getting displayed but $display does.

    Posted by Nimisha Varadkar on Sep 11, 2020
    In reply to dave_59: Thanks, Dave! UVM_ERROR worked! ...

    Reply
    UVM
    `UVM_INFO component name meaningless uvm_macro UVM_VERBOSITY

  7. Scoreboard monitor TLM connection.

    Posted by uvmsiva on Sep 11, 2020
    UVM In UVM the monitor and scoreboard will be connected through TLM analysis port. can i connect any other TLM port. ...

    Question
    UVM

  8. Re: Scoreboard monitor TLM connection.

    Posted by SuryaAnilKumar on Sep 11, 2020
    Hi Siva, Only purpose of using analysis port is, it provides flexibility to connect single analysis port with multiple analysis exports or imps. You can do the same with uvm_*_put_port/imps. But you need multiple put ports to connect to multiple put_imps. ...

    Reply
    UVM

  9. Re: How to constraint variables with randc.(random-cyclic)?Am unable to get proper behavior of randc.

    Posted by dave_59 on Sep 11, 2020
    In reply to Rao.Bee: You can add a unique constraint to your `uvm_do_with macro. `uvm_do_with (req, {m_hwrite == 1; m_hburst == SINGLE; m_haddr == `PKT_REG; m_hwdata == pkt_length; unique {pkt_length, list};}) list. push_back (req.pkt_length); `uvm_info ( ...

    Reply
    UVM
    randc usage constraint

  10. Re: How to constraint variables with randc.(random-cyclic)?Am unable to get proper behavior of randc.

    Posted by chr_sue on Sep 11, 2020
    In reply to Rao.Bee: You could extend the current sequence, creating only 1 seq_item to another one which has a for loop inside. The typical approch is to select for a testcase any sequence, creating/randomizing it and sdtarting this sequence on the corre ...

    Reply
    UVM
    randc usage constraint

Pages

  • ← previous
  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • …
  • next →

Filter by forum:

  • UVM Remove UVM filter

Filter by content type:

  • Reply (16207) Apply Reply filter
  • Question (5202) Apply Question filter

Filter by solution status

  • Has a solution (1081) Apply Has a solution filter
  • Is a solution (578) Apply Is a solution filter

Filter by author:

  • chr_sue (2942) Apply chr_sue filter
  • dave_59 (2413) Apply dave_59 filter
  • cgales (873) Apply cgales filter
  • tfitz (353) Apply tfitz filter
  • cuonghle (191) Apply cuonghle filter
  • Tudor Timi (179) Apply Tudor Timi filter
  • bmorris (164) Apply bmorris filter
  • mperyer (163) Apply mperyer filter
  • verif_learner (154) Apply verif_learner filter
  • MayurKubavat (130) Apply MayurKubavat filter
  • ben@SystemVerilog.us (106) Apply ben@SystemVerilog.us filter
  • mseyunni (104) Apply mseyunni filter
  • saritr (103) Apply saritr filter
  • mitesh.patel (102) Apply mitesh.patel filter
  • Srini @ CVCblr.com (93) Apply Srini @ CVCblr.com filter
  • Nico75 (92) Apply Nico75 filter
  • gordon (88) Apply gordon filter
  • desperadorocks (86) Apply desperadorocks filter
  • John Verif (84) Apply John Verif filter
  • Reuben (82) Apply Reuben filter
  • Muthamizh (77) Apply Muthamizh filter
  • sunils (77) Apply sunils filter
  • swapnilm (76) Apply swapnilm filter
  • warnerrs (71) Apply warnerrs filter
  • uvmsd (70) Apply uvmsd filter
  • PJ (69) Apply PJ filter
  • haykp (66) Apply haykp filter
  • sharvil111 (66) Apply sharvil111 filter
  • shankar_logic (62) Apply shankar_logic filter
  • lalithjithan (57) Apply lalithjithan filter
  • dhserfer (56) Apply dhserfer filter
  • S.P.Rajkumar.V (53) Apply S.P.Rajkumar.V filter
  • UVM_learner6 (53) Apply UVM_learner6 filter
  • UVM_LOVE (53) Apply UVM_LOVE filter
  • Phill_Ferg (52) Apply Phill_Ferg filter
  • Rahulkumar (52) Apply Rahulkumar filter
  • Anudeep J (51) Apply Anudeep J filter
  • VE (51) Apply VE filter
  • zz8318 (51) Apply zz8318 filter
  • rag123 (49) Apply rag123 filter
  • rgarcia07 (48) Apply rgarcia07 filter
  • tpan (47) Apply tpan filter
  • Chandra Bhushan Singh (46) Apply Chandra Bhushan Singh filter
  • nana (46) Apply nana filter
  • syed taahir ahmed (44) Apply syed taahir ahmed filter
  • rohitk (43) Apply rohitk filter
  • antonio92m (42) Apply antonio92m filter
  • haithamx15 (41) Apply haithamx15 filter
  • rahulkumarkhokher@gmail.com (41) Apply rahulkumarkhokher@gmail.com filter
  • Vinay Jain (41) Apply Vinay Jain filter

Filter by question keywords:

  • #uvm (208) Apply #uvm filter
  • UVM (139) Apply UVM filter
  • uvm (125) Apply uvm filter
  • #systemverilog (66) Apply #systemverilog filter
  • RAL (52) Apply RAL filter
  • #UVM #RAL (47) Apply #UVM #RAL filter
  • uvm_config_db (37) Apply uvm_config_db filter
  • sequence (26) Apply sequence filter
  • uvm_reg (25) Apply uvm_reg filter
  • uvm_sequence (22) Apply uvm_sequence filter
  • scoreboard (20) Apply scoreboard filter
  • Advanced UVM Register (18) Apply Advanced UVM Register filter
  • config_db (18) Apply config_db filter
  • virtual sequence (18) Apply virtual sequence filter
  • #sequence (16) Apply #sequence filter
  • analysis port (15) Apply analysis port filter
  • UVM phases (14) Apply UVM phases filter
  • uvm_info (13) Apply uvm_info filter
  • #systemverilog #UVM (12) Apply #systemverilog #UVM filter
  • driver (12) Apply driver filter
  • sequencer (12) Apply sequencer filter
  • uvm register model (12) Apply uvm register model filter
  • Cookbook: UVM (11) Apply Cookbook: UVM filter
  • factory (11) Apply factory filter
  • interface (11) Apply interface filter
  • p_sequencer (11) Apply p_sequencer filter
  • tlm (11) Apply tlm filter
  • uvm uvm_config_db (11) Apply uvm uvm_config_db filter
  • Cookbook: Scoreboards (10) Apply Cookbook: Scoreboards filter
  • multiple agents (10) Apply multiple agents filter
  • UVM uvm_test (10) Apply UVM uvm_test filter
  • uvm_config_db #(...)::get() (10) Apply uvm_config_db #(...)::get() filter
  • virtual sequencer (10) Apply virtual sequencer filter
  • Cookbook: Phasing (9) Apply Cookbook: Phasing filter
  • DPI (9) Apply DPI filter
  • systemverilog (9) Apply systemverilog filter
  • UVM Driver (9) Apply UVM Driver filter
  • uvm ral (9) Apply uvm ral filter
  • uvm_driver (9) Apply uvm_driver filter
  • uvm_reg_block (9) Apply uvm_reg_block filter
  • uvm_reg_map (9) Apply uvm_reg_map filter
  • uvm_tlm_analysis_fifo (9) Apply uvm_tlm_analysis_fifo filter
  • UVM_VERBOSITY (9) Apply UVM_VERBOSITY filter
  • VIP (9) Apply VIP filter
  • configuration (8) Apply configuration filter
  • sequences (8) Apply sequences filter
  • System Verilog (8) Apply System Verilog filter
  • uvm_error (8) Apply uvm_error filter
  • UVM_PHASE (8) Apply UVM_PHASE filter
  • uvm_sequence_item (8) Apply uvm_sequence_item filter

© Mentor, a Siemens Business, All rights reserved www.mentor.com

Footer Menu

  • Sitemap
  • Terms & Conditions
  • Verification Horizons Blog
  • LinkedIn Group
SiteLock