Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.

    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages

    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage

    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.

    • Universal Verification Methodology (UVM)

      • UVMF - One Bite at a Time
      • Introduction to UVM
      • Basic UVM
      • UVM Debug
      • Advanced UVM
      • UVM Connect

    • Featured Courses

      • Portable Stimulus Basics
      • Introduction to DO-254
      • SystemVerilog OOP for UVM Verification
      • Power Aware Verification
      • Power Aware CDC Verification
      • Assertion-Based Verification
      • Metrics in SoC Verification

    • Additional Courses

      • Clock-Domain Crossing Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters

    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal Coverage
      • Formal-Based Technology: Automatic Formal Solutions
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking

    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.

    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum

    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum

    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum

    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).

    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns

    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns

    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.

    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook

    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines

    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.

    • Upcoming & Featured Events

      • DVClub | Milpitas, CA
      • Emulation User Forum 2020 | Bengaluru & Hyderabad
      • DVCon 2020 | San Jose, CA
      • Events Calendar

    • On Demand Seminars

      • UVM 1800.2 & Updated UVM Cookbook
      • Debug
      • FPGA Verification
      • All On-Demand Seminars

    • Recording Archive

      • DAC 2019 Session Recordings
      • User2User Silicon Valley 2019
      • Portable Stimulus from IP to SoC
      • Wilson Research Group - 2018 Results
      • All Recordings

    • Mentor Training Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • SystemVerilog Randomization
      • Instructor-led Training

    • Mentor Learning Center

      • Introduction to Visualizer
      • Mastering Questa Learning Path
      • ModelSim/Questa Tcl/TK Overview
      • Stimulus Optimization with inFact
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.

    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Technical Resources

    • Verification Horizons Publication

      • Verification Horizons - December 2019
      • Verification Horizons - June 2019
      • Verification Horizons - February 2019
      • Issue Archive

    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us

    • Training

      • Questa® & ModelSim®
      • Questa® inFact
      • Functional Verification Library
Ask a Question
  • Home /
  • Forums /
  • Search

Forum Search

Results

  1. Function similar to uvm_hdl_force in OVM world

    Posted by pkandaka_cy on Jan 29, 2020
    OVM force signal Hi, is there any function similar to uvm_hdl_force in OVM world? Thanks, Prashanthi K. ...

    Question
    OVM
    force signal

  2. Re: Function similar to uvm_hdl_force in OVM world

    Posted by dave_59 on Jan 29, 2020
    In reply to pkandaka_cy: No. That came with the UVM register package. You should be able to import the uvm_pkg inside your OVM testbench and call it directly. The UVM register package was also back-ported to OVM as an add-on package which you can find her ...

    Reply
    OVM
    force signal

  3. Associative array not able to populate correct value.

    Posted by rag123 on Jan 29, 2020
    SystemVerilog I have a class which i want to store in associative array. Once i store it i dont see the correct value when i populate it back. module tb; class abc; rand bit [31: 0] addr; endclass   abc acc [int];   initial begin     for (int i = 0; i < ...

    Question
    SystemVerilog

  4. Re: Associative array not able to populate correct value.

    Posted by dave_59 on Jan 29, 2020
    In reply to Rahulkumar: Strongly suggest that you not declare implicitly static variables inside looping code. Even better is keeping static variable declarations outside of procedural blocks. ...

    Reply
    SystemVerilog

  5. 4 process and execution

    Posted by Ravi007 on Jan 29, 2020
    SystemVerilog fork join question related to 4 processes. There are 4 processes. Among them in the 1st 3 processes, all 3 must get triggered at the same time and run in parallel. The 4th process should start after any one process in the 2nd and 3rd gets ov ...

    Question
    SystemVerilog
    fork join question related to 4 processes.

  6. Re: 4 process and execution

    Posted by ben@SystemVerilog.us on Jan 29, 2020
    In reply to ben@SystemVerilog.us: OK, my error was the use of the [b] inout [/ b] instead of [b] ref [/ b] in [b] task automatic c_p (int unit, ref bit [1: 3] done); [/ b] // That works With the ref of done, when done[unit] is updated the whole news 3 bit ...

    Reply
    SystemVerilog
    fork join question related to 4 processes.

  7. Re: 4 process and execution

    Posted by ben@SystemVerilog.us on Jan 29, 2020
    In reply to Ravi007: I am presuming that your "process" is a task. Below is an example. Change the conditions as needed. import uvm_pkg::*; `include "uvm_macros.svh" module top; bit clk, a, b; event e1, e2, e3, e4; default clocking @ ( ...

    Reply
    SystemVerilog
    fork join question related to 4 processes.

  8. Why can't we use followed by instead of implication operator in SVA as the default operator?

    Posted by pkumar16 on Jan 29, 2020
    SystemVerilog SVA cover property SVA Hey All, I am having some trouble understanding why we would use the implication operator which can lead to vacuous passess when instead we have the ollowed by operator in SVA? Isn't the whole point of adding an a ...

    Question
    SystemVerilog
    SVA cover property SVA

  9. Re: Why can't we use followed by instead of implication operator in SVA as the default operator?

    Posted by ben@SystemVerilog.us on Jan 29, 2020
    In reply to dave_59: The Followed-by operators, #-#, #=#, allow ths concatenating a sequence and a property. It is useful in many cases. From my book SVA Handbook 4th Edition The following represents an application example of the followed-by operator. A p ...

    Reply
    SystemVerilog
    SVA cover property SVA

  10. Re: Why can't we use followed by instead of implication operator in SVA as the default operator?

    Posted by dave_59 on Jan 29, 2020
    In reply to pkumar16: You need to understand that an assertion attempts to satisfy a property every clock cycle. If you just had assert property (@ (posedge clk) A ## 1 B;) This says on every clock edge A must be true AND B must be true the next cycle. So ...

    Reply
    SystemVerilog
    SVA cover property SVA

Pages

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • …
  • next →

Filter by forum:

  • UVM (19685) Apply UVM filter
  • SystemVerilog (16779) Apply SystemVerilog filter
  • OVM (9245) Apply OVM filter
  • Coverage (1108) Apply Coverage filter
  • Announcements (189) Apply Announcements filter
  • Downloads (171) Apply Downloads filter
  • 18 (50) Apply 18 filter

Filter by content type:

  • Reply (35316) Apply Reply filter
  • Question (11986) Apply Question filter

Filter by solution status

  • Has a solution (2206) Apply Has a solution filter
  • Is a solution (1242) Apply Is a solution filter

Filter by author:

  • dave_59 (7309) Apply dave_59 filter
  • chr_sue (2548) Apply chr_sue filter
  • ben@SystemVerilog.us (1540) Apply ben@SystemVerilog.us filter
  • cgales (1401) Apply cgales filter
  • tfitz (439) Apply tfitz filter
  • verif_learner (394) Apply verif_learner filter
  • Tudor Timi (333) Apply Tudor Timi filter
  • mperyer (284) Apply mperyer filter
  • bmorris (276) Apply bmorris filter
  • cuonghle (255) Apply cuonghle filter
  • vishnuprasanth (250) Apply vishnuprasanth filter
  • Srini @ CVCblr.com (238) Apply Srini @ CVCblr.com filter
  • MayurKubavat (223) Apply MayurKubavat filter
  • dlong (202) Apply dlong filter
  • Reuben (186) Apply Reuben filter
  • mseyunni (180) Apply mseyunni filter
  • sharvil111 (173) Apply sharvil111 filter
  • saritr (172) Apply saritr filter
  • Anudeep J (167) Apply Anudeep J filter
  • Nico75 (163) Apply Nico75 filter
  • Vaibhav Tekale (151) Apply Vaibhav Tekale filter
  • kurts (150) Apply kurts filter
  • John Verif (145) Apply John Verif filter
  • sbellock (133) Apply sbellock filter
  • desperadorocks (129) Apply desperadorocks filter
  • Rahulkumar (126) Apply Rahulkumar filter
  • desperado (121) Apply desperado filter
  • zz8318 (120) Apply zz8318 filter
  • S.P.Rajkumar.V (118) Apply S.P.Rajkumar.V filter
  • sri.cvcblr (116) Apply sri.cvcblr filter
  • gordon (113) Apply gordon filter
  • mitesh.patel (113) Apply mitesh.patel filter
  • Naven8 (112) Apply Naven8 filter
  • ashishd (105) Apply ashishd filter
  • sunils (102) Apply sunils filter
  • Administrator (101) Apply Administrator filter
  • phuynh (101) Apply phuynh filter
  • syed taahir ahmed (101) Apply syed taahir ahmed filter
  • warnerrs (100) Apply warnerrs filter
  • VE (95) Apply VE filter
  • Muthamizh (91) Apply Muthamizh filter
  • UVM_learner6 (91) Apply UVM_learner6 filter
  • ajeetha (90) Apply ajeetha filter
  • pjigar (90) Apply pjigar filter
  • lalithjithan (87) Apply lalithjithan filter
  • kernalmode1 (85) Apply kernalmode1 filter
  • Shunty (84) Apply Shunty filter
  • Vinay Jain (83) Apply Vinay Jain filter
  • rohitk (81) Apply rohitk filter
  • PJ (78) Apply PJ filter

Filter by question keywords:

  • #systemverilog (340) Apply #systemverilog filter
  • #uvm (182) Apply #uvm filter
  • uvm (142) Apply uvm filter
  • UVM (119) Apply UVM filter
  • assertion (85) Apply assertion filter
  • System Verilog (82) Apply System Verilog filter
  • SVA (76) Apply SVA filter
  • Assertions (61) Apply Assertions filter
  • Assertion system verilog (54) Apply Assertion system verilog filter
  • RAL (51) Apply RAL filter
  • systemverilog (47) Apply systemverilog filter
  • constraint (44) Apply constraint filter
  • #SystemVerilog #FunctionalCoverage (40) Apply #SystemVerilog #FunctionalCoverage filter
  • #UVM #RAL (40) Apply #UVM #RAL filter
  • uvm_config_db (36) Apply uvm_config_db filter
  • DPI (34) Apply DPI filter
  • #systemverilog #Arrays (32) Apply #systemverilog #Arrays filter
  • constraint randomization (32) Apply constraint randomization filter
  • sequence (32) Apply sequence filter
  • coverage (31) Apply coverage filter
  • SystemVerilog (31) Apply SystemVerilog filter
  • interface (30) Apply interface filter
  • scoreboard (26) Apply scoreboard filter
  • ovm (24) Apply ovm filter
  • class (23) Apply class filter
  • constraints (23) Apply constraints filter
  • uvm_reg (23) Apply uvm_reg filter
  • #randomization (22) Apply #randomization filter
  • assert property (22) Apply assert property filter
  • SVA Assertion (22) Apply SVA Assertion filter
  • uvm_sequence (22) Apply uvm_sequence filter
  • cross coverage (21) Apply cross coverage filter
  • functional coverage (21) Apply functional coverage filter
  • assertion systemverilog (20) Apply assertion systemverilog filter
  • SV (20) Apply SV filter
  • system verilog assertion SVA (20) Apply system verilog assertion SVA filter
  • Advanced UVM Register (19) Apply Advanced UVM Register filter
  • randomization (19) Apply randomization filter
  • virtual sequence (19) Apply virtual sequence filter
  • associative array (18) Apply associative array filter
  • queue (18) Apply queue filter
  • #coverage (17) Apply #coverage filter
  • config_db (17) Apply config_db filter
  • coverpoint (17) Apply coverpoint filter
  • Dynamic Array (17) Apply Dynamic Array filter
  • Package (17) Apply Package filter
  • #systemverilog #ASSERTION (16) Apply #systemverilog #ASSERTION filter
  • bind (16) Apply bind filter
  • Learning System Verilog (16) Apply Learning System Verilog filter
  • virtual interface (16) Apply virtual interface filter

© Mentor, a Siemens Business, All rights reserved www.mentor.com

Footer Menu

  • Sitemap
  • Terms & Conditions
  • Verification Horizons Blog
  • LinkedIn Group
SiteLock