Forum Search | Verification Academy

Results

fork join with hang process

Posted by ramankaur09 on Oct 6, 2022
UVM Hello there, I have some question: In a test class if have: case 1: fork proc 1; proc2; join and Proc1 is hang for ex we write to some address location out of address range and hresp =1,so some error is produced,so this will hang and proc2 is simp ...

Question
UVM
Re: fork join with hang process

Posted by ramankaur09 on Oct 6, 2022
In reply to dave_59: Hi Dave, Its fork // proc 1 which will generate ahb error and hang waiting for acknowledment which //in this scenario not generated,so hang process1 begin `uvm_info(get_name(), $sformatf("1Waiting tran_in_progress "), UVM_DE ...

Reply
UVM
Assumption for req and ack and response interface

Posted by KranthiDV on Oct 6, 2022
SystemVerilog assertion #assumption I have a req-ack-response interface, where req is asserted for one clock cycle and ack will be asserted in next clock cycle and next req will asserted only after response is asserted.I have written one assumption and on ...

Question
SystemVerilog

assertion #assumption
Constraints to set 32 bit address to be word aligned and 1Kb in length

Posted by Akhil Mehta on Oct 5, 2022
SystemVerilog #System verilog #constraint #randomization I want to implement the following constraint: Write constraint to set 32 bit address to be word aligned and 1kb in length. For the length part, I can use addr.size == 1024 inside my constraint. How ...

Question
SystemVerilog

#System verilog #constraint #randomization
System Verilog Constraints: Get a random prime number less than given input

Posted by Akhil Mehta on Oct 5, 2022
SystemVerilog #System verilog #constraint #randomization Hi, I am trying to write a code in System verilog to "get a random prime number less than the given input"? Can someone help me with the logic for this, or how to use constraints here? ...

Question
SystemVerilog

#System verilog #constraint #randomization
Constraints to generate 10 continuous bits as 0 and remaining as 1

Posted by Akhil Mehta on Oct 5, 2022
SystemVerilog #constraint #randomization #System verilog Constraint for 32 bit address, to generate continuous 10 bits as 0 and remaining bits as 1. Solution: rand bit[31:0] addr; rand bit[4:0] i; constraint c1{addr = 32'b1; i<22; foreach(addr[i]) ...

Question
SystemVerilog

#constraint #randomization #System verilog
System Verilog Assertions: Difference between ##1 and |=>

Posted by Akhil Mehta on Oct 5, 2022
SystemVerilog #assertion #systemverilog #ASSERTION Hi, I am not able to exactly identify the difference between (##0 and |->) or (##1 and |=>). Can they be used interchangeably? Or is there a subtle difference between the two? Please let me know. ...

Question
SystemVerilog

#assertion #systemverilog #ASSERTION
Array with random numbers from 0 to Size-1 (Without duplicates)

Posted by Akhil Mehta on Oct 5, 2022
SystemVerilog #constraint #randomization system verilog constraints Q) Create an array with all the numbers from 0 to Size- 1 in random order and without duplicates. Sol: rand bit [3:0] arr; constraint c1{arr.size = 6 // For example foreach(arr[i]) arr[i] ...

Question
SystemVerilog

#constraint #randomization system verilog constraints
2 bit hot encoding using SV constraints

Posted by Akhil Mehta on Oct 5, 2022
SystemVerilog #System verilog #constraint #randomization system verilog constraints Q) Write a system verilog constraint to make a signal 2 bit hot. Sol) I have implemented it using $countones==2. What's another way of solving this without using in-b ...

Question
SystemVerilog

#System verilog #constraint #randomization system verilog constraints
Formal Verification SVA assume signal to NOT toggle at negedge

Posted by erictaur on Oct 5, 2022
SystemVerilog Formal Verification assume sva Hi, I have a bit as a primary input to the DUT. The only specification for this signal is that the value cannot change at the negative edge of the clock. However, without additional constraints, the formal tool ...

Question
SystemVerilog

Formal Verification assume sva

Pages

This site uses cookies to improve your user experience and to provide you with content we believe will be of interest to you. Detailed information on the use of cookies on this website is provided in our Privacy Policy. By using this website, you consent to the use of our cookies.

Languages & Standards

Methodologies

Techniques & Tools

Universal Verification Methodology (UVM)

Featured Courses

Additional Courses

Formal-Based Techniques

Analog/Mixed Signal

UVM Forum

SystemVerilog Forum

Coverage Forum

Additional Forums

Implementation Patterns

Specification Patterns

Pattern Resources

UVM Cookbook

Coding Guidelines & Deployment

Coverage Cookbook

Featured & On-Demand

On-Demand Library

Recording Archive

Conferences & WRG

Siemens EDA Learning Center

Blog & News

Verification Horizons Publication

About Us

Training

Portfolio

Explore

Siemens

Contact