Forum Search | Verification Academy

Results

How to use assign inside $test$plusargs in systemverilog?

Posted by GC on Jul 11, 2020
SystemVerilog #systemverilog Verilog #uvm In my code, I want to do some connections using assign statement for all my tests except one test for which I added a runtime argument "HB_CONN_DISABLE" in my testlist. When I code as follows,I get the b ...

Question
SystemVerilog

#systemverilog Verilog #uvm
Re: How to use assign inside $test$plusargs in systemverilog?

Posted by dave_59 on Jul 11, 2020
In reply to GC: You could do assign iol.hb_valid_in = $test$plusargs ("...somthing..")? 'z: (...some_value...); ...

Reply
SystemVerilog

#systemverilog Verilog #uvm
Re: Is $cast as Constraint Guard Valid?

Posted by dave_59 on Jul 11, 2020
In reply to MICRO_91: $cast is not a valid function to use in a constraint, nor is using $cast in a function called in a constraint. You are not allow call functions that modify some external value. A functions value must be solely determined by its input ...

Reply
SystemVerilog

Is $cast as Constraint Valid ?
Is $cast as Constraint Guard Valid?

Posted by MICRO_91 on Jul 11, 2020
SystemVerilog Is $cast as Constraint Valid? Based on type of object I constraint a Variable class Base;... endclass class Ext1 extends Base;... endclass class Ext2 extends Ext1;... endclass class RAND; rand bit [1: 0] val; Base b; // Will hold O ...

Question
SystemVerilog

Is $cast as Constraint Valid ?
Re: Driving an internal net in UVM

Posted by tejasakulu on Jul 11, 2020
In reply to chr_sue: Sorry for the late reply. Now i understood your post #1, i should do this in my driver; sequence should be kept independent of the driving the signals. does my code make sense? if i put that piece of code in driver instead of sequence ...

Reply
UVM

#uvm #systemverilog
Driving an internal net in UVM

Posted by tejasakulu on Jul 11, 2020
UVM #uvm #systemverilog Hello Everyone, I have an internal net called wire P_HOOK under a design. My requirement is to drive this signal in UVM sequence How do i do that so far i did interface test1 (input clk); logic p_hook; endinterface bind desig ...

Question
UVM

#uvm #systemverilog
Re: Mismatch occurs between compile log and simulation signals.

Posted by dave_59 on Jul 11, 2020
In reply to pullarao beerelli: what time is the log file message? When is the code you show supposed to execute? ...

Reply
UVM

compile log uvm_info mismatch between compile log and simulation signal
Mismatch occurs between compile log and simulation signals.

Posted by pullarao beerelli on Jul 11, 2020
UVM compile log uvm_info mismatch between compile log and simulation signal regarding interrupt signal. in simulation the signal is goes high at 23599ps. but in my compile log file it showing "Interrupt not Set". for this,piece of code in below: ...

Question
UVM

compile log uvm_info mismatch between compile log and simulation signal
[Verification tactics] scenario listing

Posted by juhi_p on Jul 11, 2020
SystemVerilog #verifcation How to verify any system which has large number of ports as input/inout and impossible to cover all combinations? which scenarios one must cover to say that verification is done correctly?Is there any tool(book/site/course) whic ...

Question
SystemVerilog

#verifcation
Re: How control the parameter value from test.

Posted by bijal thakkar on Jul 11, 2020
Thanks Dave ...

Reply
UVM

Pages

1
2
3
4
5
6
7
8
9
…
next →