

Siemens EDA Xcelerator Academy

Guide Your Learning Journey With @oneGlance Maps

Use the maps as visual guides of the recommended flow of learning. Each course entry shows available method of delivery and is linked to course datasheets and sign-up requests.

Systems Design and Manufacturing

[Xpedition](#) | [HyperLynx](#)
| [PADS Standard](#)
| [PADS Professional](#) | [Valor NPI](#)

Hardware Assisted Verification

[Veloce](#)

High-level Synthesis and Verification

[Catapult](#) | [Vista](#)

IC Analog/Mixed Signal Verification

[Eldo](#) | [Questa ADMS](#) | [AFS](#) |
[A/MS HDLs](#) | [Symphony](#)

Power Analysis and Optimization

[PowerPro](#)

IC Design, Verification and Implementation

[Tanner EDA](#) | [Calibre](#) | [Aprisa](#)

IC Design, Manufacturing, and Test

[Tessent](#) | [Tessent Embedded Analytics](#)

IC Logic Design


[HDL Designer](#) | [ReqTracer](#) | [Design
Language](#) | [Questa Lint](#)

IC Logic Verification

[Language and Methodology](#) |
[Functional Safety](#) | [Verification Tools](#)

IC Packaging


[Xpedition ICP](#)



INTRODUCTION

INTERMEDIATE

MASTERY



Schematic Entry

EDM

Schematic Analysis



Self-paced
Course



Self-paced
Library



Instructor
-led Training



Remote
Instructor-led




Badging/
Certification



Localization
Available

SIEMENS
@oneGlance



INTRODUCTION

INTERMEDIATE

MASTERY

PCB Layout

Lib Mgmt.

Valor NPI

PCB Layout



Constraint Manager



Variant Manager



Fab Documentation using Drawing Editor



Fabrication Preparation Using Xpedition FabLink



3D Layout



Optimizing DDR Constraints in Xpedition Flow



PCB Advanced Topics



RF Design



Flex and Rigid-Flex Design



Xpedition Advanced Packaging



Xpedition ECAD-MCAD Collaboration



Xpedition Flow: Automation & Scripting



Library Part Creation in the Xpedition Flow



EDM Library for Librarians



Embedded Passives



Valor NPI for New Users



Self-paced Course



Self-paced Library



Instructor-led Training



Remote Instructor-led




Badging/Certification



Localization Available

SIEMENS
@oneGlance




INTRODUCTION

INTERMEDIATE

MASTERY



ELECTRONIC SYSTEMS DESIGN & MFG HYPERLYNX SI/PI/THERMAL LEARNING PATHS



SI/EMC Analysis



Self-paced
Course



Self-paced
Library



Instructor
-led Training



Remote
Instructor-led



Badging/
Certification



Localization
Available

SIEMENS
@oneGlance

PRODUCT EXPLORATION


HYPERLYNX: HIGH-SPEED DESING ANALYSIS



A complete family of analysis tools for high-speed electronic design including DDR, DRC, DC, Signal, Power Integrity, 3D and more. To access this library for free, enter promotional code ExploreVEP__30 in the shopping cart to register.

- 1 [A Journey Through HyperLynx](#)
- 2 [Workshop: Post-layout PCIe Gen3 Compliance Verification](#)
- 6 [Workshop: Compliance-based Serial Link Design and Verification](#)
- 4 [Workshop: DDR5 Model-free Post-layout Verification](#)
- 2 [Workshop: DDR4-Focused DRC](#)

- 3 [Workshop: Design Space Exploration\(DSE\): Differential Via Optimization](#)
- 4 [Workshop: DDR4 Power Aware](#)
- 2 [Workshop: DC Drop](#)



INTRODUCTION

INTERMEDIATE

MASTERY



ELECTRONIC SYSTEMS DESIGN & MFG
PADS STANDARD/PLUS LEARNING PATHS

Getting Started with
PADS Standard Plus



Schematic Entry in
PADS Integrated Flow



Schematic Entry in
PADS Netlist Flow



PADS Layout for an
Integrated Project



PADS Layout Netlist Project



Library Management in
PADS Integrated Flow



Library Management in
PADS Netlist Flow



Schematic

PCB Layout

Library Mgmt.



Self-paced
Course



Self-paced
Library



Instructor
-led Training



Remote
Instructor-led




Badging/
Certification



Localization
Available

SIEMENS
@oneGlance




INTRODUCTION

INTERMEDIATE

MASTERY



ELECTRONIC SYSTEMS DESIGN & MFG
PADS PROFESSIONAL LEARNING PATHS



Schematic

PCB Layout

Library Mgmt.



Self-paced
Course



Self-paced
Library



Instructor
-led Training



Remote
Instructor-led




Badging/
Certification



Localization
Available

SIEMENS
@oneGlance

Self-paced
CourseSelf-paced
LibraryInstructor
-led TrainingRemote
Instructor-ledBadging/
CertificationLocalization
Available



Catapult Basic C++ & High-level Synthesis



Design & Verification w/ System C & MatchLib



Catapult High-Level Verification




Introduction to Vista

Self-paced
CourseSelf-paced
LibraryInstructor
-led TrainingRemote
Instructor-ledBadging/
CertificationLocalization
Available


PRODUCT EXPLORATION

Catapult: High-level Synthesis and Verification



Description

The Catapult High-Level Synthesis (HLS) library contains a set of modules to introduce Engineers to HLS and High-Level Verification. To access this library for free, click any of the boxes on this page and use promotional code [ExploreVEP__30](#) in the shopping cart.




PRODUCT EXPLORATION

PowerPro: Power Analysis & Optimization



Description

Learn how to use PowerPro for power analysis/estimation at both RTL and gate-level and how to optimize power during RTL development for the lowest possible design power. To access this library for free, enter promotional code [ExploreVEP__30](#) in the shopping cart to register.






INTRODUCTION

INTERMEDIATE

MASTERY



Self-paced Course



Self-paced Library



Instructor-led Training



Remote Instructor-led




Badging/Certification



Localization Available

SIEMENS
@oneGlance

PRODUCT EXPLORATION AMS Verification



Description

Explore Siemens Analog Mixed-Signal Verification Solutions – consistently delivering proven and differentiated capabilities to 1000+ customers worldwide. To access this library for free, click buy and enter promotional code **ExploreVEP__30** in the shopping cart.



INTRODUCTION

INTERMEDIATE

MASTERY



TANNER EDA LEARNING PATHS

Tanner Analog Front End Flow

Tanner Schematic Entry: S-Edit

Tanner Analog IC Design: L-Edit Basic

L-Edit MEMS: Basic MEMS Layout

Tanner Analog IC Design: Full Flow

Tanner Front-End T-Spice Simulation Flow

Tanner Front-End AFS Simulation Flow

Tanner Analog: Layout Advanced

Tanner Front-End Symphony Simulation Flow

Design Creation & Simulation (Front-End)

Design Layout (Back-End Flow)

Full IC Flow



Self-paced Course



Self-paced Library



Instructor-led Training



Remote Instructor-led



Badging/Certification




Localization Available

SIEMENS
@oneGlance




PRODUCT EXPLORATION

Siemens Analog/Mixed Signal Custom Design Flow



Explore AMS IC Design



Description

Explore Siemens custom analog IC design flow to increase productivity from design capture, simulation, physical layout, and verification to tape-out. To access this library for free, enter promotional code **ExploreVEP__30** in the shopping cart to register.



The Full Flow Overview



Schematic Capture and Simulation



Physical Layout and Verification



Foundry Reference Flows



The Library Manager



INTRODUCTION

INTERMEDIATE

MASTERY



Using Calibre nmDRC/nmLVS

Using DESIGNrev

Using Calibre nmDRC/nmLVS

Using DESIGNrev

Writing Calibre nmDRC/nmLVS Rules

Using PERC/Working with PERC

Calibre xRC Parasitic Extraction

Calibre xACT/xACT 3D

Tcl/Tk for Calibre Applications

Calibre TVF

Comp. Calibre PERC Coding/Writing PERC Rules

nmLVS Debug Case Studies

Calibre Pattern Matching

Calibre Multi-Patterning

Tcl/Tk for Calibre Applications

DESIGNrev Scripting

IC Verification Engineer

IC Layout Engineer



Self-paced Course



Self-paced Library



Instructor-led Training



Remote Instructor-led



Badging/Certification



Localization Available


SIEMENS
@oneGlance



INTRODUCTION

INTERMEDIATE

MASTERY



Self-paced Course



Self-paced Library



Instructor-led Training



Remote Instructor-led



Badging/Certification




Localization Available



INTRODUCTION

INTERMEDIATE

MASTERY



Foundry Engineer

Physical Implementation Engineer



Self-paced Course



Self-paced Library



Instructor-led Training



Remote Instructor-led



Badging/Certification




Localization Available

SIEMENS
@oneGlance


PRODUCT EXPLORATION

Calibre IC Design and Verification



Description


Discover the industry-leading Calibre tool suite capabilities and how this content can solve your day-to-day common IC design problems, including circuit reliability problems, analog layout issues, and other common design challenges. To access this library for free, click buy and enter promotional code **ExploreVEP__30** in the shopping cart.






Description

Explore Siemens Place and route technology for top-level and block-level implementation of complex SoC designs. Find out how the detail-route-centric architecture and hierarchical database can enable you to achieve fast design closure with optimal quality of results. To access this library for free, click buy and enter promotional code **ExploreVEP__30** in the shopping cart.





Self-paced Course



Self-paced Library



Instructor-led Training



Remote Instructor-led



Badging/Certification




Localization Available

INTRODUCTION

INTERMEDIATE

MASTERY

FUNCTIONAL VERIFICATION LEARNING PATHS



Language & Methodology

Functional Safety



Self-paced Course



Self-paced Library



Instructor-led Training



Remote Instructor-led



Badging/Certification



Localization Available

SIEMENS
@oneGlance



INTRODUCTION

INTERMEDIATE

MASTERY

Verification Tools

Questa Core HDL Simulation

ModelSim/Questa Core Advanced Topics

Mastering Questa

Visualizer Debug Environment

Visualizer Advanced

Questa Formal Verification

FPGA Equivalency Checking

Questa Clock Domain Crossing Verification

Questa Power Aware and UPF

Questa SIM System C

HDL Designer Series

ReqTracer for FPGA/ASIC Design Assurance

SystemVerilog for Design

Questa Lint

Design Creation



Self-paced Course



Self-paced Library



Instructor-led Training



Remote Instructor-led



Badging/Certification



Localization Available

SIEMENS
@oneGlance

PRODUCT EXPLORATION

Questa Functional Verification



**Explore Questa
Functional Verification**



Description

Discover Questa prime's advanced verification capabilities To access this library for free, click buy and enter promotional code **ExploreVEP__30** in the shopping cart.



[Code Coverage](#)



[Functional Coverage](#)



[Visualizer Coverage Debug](#)



[Advanced Verification for
Verilog and VHDL](#)



[UVM Testbench Generation](#)





[Questa Clock Domain Crossing](#)



[UPF and Questa Power Aware](#)



[Introduction to UVVM](#)



Self-paced Course



Self-paced Library



Instructor-led Training



Remote Instructor-led



Badging/Certification



Localization Available