I came across a VHDL DUT with two data types that I am unfamiliar with:
: in std_logic_vector16(15 downto 0);
: in std_logic_vector32(31 downto 0);
Can someone explain what these data types are? Also, can std_logic_vector16 and std_logic_vector32 connect to a UVM testbench?
Thanks!