Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IQ
      • Verification IP
      • Static-Based Techniques
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Introduction to UVM
      • UVM Basics
      • Advanced UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Featured & On-Demand

      • RISC-V Design - Webinar
      • Exploring Formal Coverage
      • Processor Customization
      • Interconnect Formal
      • Formal and the Next Normal
      • Formal Verification Made Easy
      • Data Independence and Non-Determinism
      • Exhaustive Scoreboarding
      • Visualizer Debug Environment
      • Webinar Calendar
    • On-Demand Library

      • SystemVerilog Assertions
      • Practical Flows for Continuous Integration
      • Continuous Integration
      • Questa Verification IQ
      • Avery & Siemens VIP
      • Protocol and Memory Interface Verification
      • HPC Protocols & Memories
      • Preparing for PCIe 6.0: Parts I & II
      • High Defect Coverage
      • SoC Design & Functional Safety Flow
      • Complex Safety Architectures
      • All On-Demand Recordings
    • Recording Archive

      • Lint vs Formal AutoCheck
      • FPGA Design Challenges
      • Design Solutions as a Sleep Aid
      • Fix FPGA Failures Faster
      • CDC and RDC Assist
      • The Dog ate my RTL
      • Questa Lint & CDC
      • Hierarchical CDC+RDC
      • Improving Initial RTL Quality
      • CDC Philosophy
      • Hardware Emulation Productivity
      • The Three Pillars of Intent-Focused Insight
      • All Webinar Topics
    • Conferences & WRG

      • 2022 Functional Verification Study
      • Improving Your SystemVerilog & UVM Skills
      • Automotive Functional Safety Forum
      • Aerospace & Defense Tech Day
      • Siemens EDA Functional Verification
      • Industry Data & Surveys
      • DVCon 2023
      • DVCon 2022
      • DVCon 2021
      • Osmosis 2022
      • All Conferences
    • Siemens EDA Learning Center

      • EDA Xcelerator Academy(Learning Services) Verification Training, Badging and Certification
      • View all Xcelerator Academy classes
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification IQ
      • Verification Horizons Blog
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - July 2023
      • Verification Horizons - March 2023
      • Verification Horizons - December 2022
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Academy News
      • Contact Us
    • Training

      • Learning @OneGlance (PDF)
      • SystemVerilog & UVM Classes
      • Siemens EDA Classes
Ask a Question
UVM
  • Home
  • Forums
  • UVM
  • Wait not working for uvm_tlm_analysis_fifo

Wait not working for uvm_tlm_analysis_fifo

UVM 6943
uvm_tlm_analysis_fifo 10 wait statement 4 comparator 8
verif_buff
verif_buff
Full Access
5 posts
February 20, 2018 at 4:22 am

Hi,

I have uvm_tlm_analysis_fifo in my comparator and i have a condition in the compare function which waits till the fifo size is non-zero.

      wait ((m_before_fifo.size() != 0) && (m_after_fifo.size() != 0)) ;

I can see this wait statement keeps on waiting throughout the simulation.

If i replace this statement by #1, i can see the comparator behaving correctly and get matches and mismatches correctly.
But if the wait statement above is there, it hangs there itself.

Can anybody throw light on this?

Thanks,
verif_buff

Replies

Log In to Reply
verif_buff
verif_buff
Full Access
5 posts
February 20, 2018 at 4:27 am

The full code of my comparator looks like -

class mbu_in_order_comparator
  #( type T = int,
     type comp_type = uvm_built_in_comp #(T),
     type convert = uvm_built_in_converter #(T),
     type pair_type = uvm_built_in_pair #(T))
    extends uvm_component;
 
  typedef mbu_in_order_comparator #(T, comp_type, convert, pair_type) this_type;
  `uvm_component_param_utils(this_type)
 
  const static string type_name = "mbu_in_order_comparator #(T, comp_type, convert, pair_type)";
 
  uvm_analysis_export #(T) before_export;
  uvm_analysis_export #(T) after_export;
 
  uvm_analysis_port #(pair_type) pair_ap;
 
  // TLM Analysis FIFO's
  uvm_tlm_analysis_fifo #(T) m_before_fifo;
  uvm_tlm_analysis_fifo #(T) m_after_fifo;
 
  int m_matches;
  int m_mismatches;
 
  function new(string name, uvm_component parent);
    super.new(name, parent);
    before_export = new("before_export", this);
    after_export  = new("after_export", this);
    pair_ap       = new("pair_ap", this);
    m_before_fifo = new("before", this);
    m_after_fifo  = new("after", this);
    m_matches     = 0;
    m_mismatches  = 0;
  endfunction
 
  virtual function string get_type_name();
    return type_name;
  endfunction
 
  virtual function void connect_phase(uvm_phase phase);
    before_export.connect(m_before_fifo.analysis_export);
    after_export.connect(m_after_fifo.analysis_export);
  endfunction
 
  virtual task run_phase(uvm_phase phase);
    pair_type pair;
    T b;
    T a;
    string s;
    super.run_phase(phase);
 
    forever begin
 
      if ((!m_before_fifo.is_empty()) && (!m_after_fifo.is_empty())) begin
        m_before_fifo.get(b);
        m_after_fifo.get(a);
 
        if (!comp_type::comp(b, a)) begin
          $sformat(s, "%s differs from %s", convert::convert2string(a), convert::convert2string(b));
          `uvm_error("Comparator Mismatch",$psprintf("Mismatching transaction - %s", s))
          m_mismatches++;
        end
        else begin
          s = convert::convert2string(b);
          uvm_report_info("Comparator Match", s);
          m_matches++;
        end
 
        // we make the assumption here that a transaction "sent for
        // analysis" is safe from being edited by another process.
        // Hence, it is safe not to clone a and b.
        pair = new("after/before");
        pair.first  = a;
        pair.second = b;
        pair_ap.write(pair);
      end
      else begin
       //#1;
       wait ((m_before_fifo.size() != 0) && (m_after_fifo.size() != 0)) ;
      end
 
    end
  endtask
 
  // Function: flush
  //
  // This method sets m_matches and m_mismatches back to zero. The
  // <uvm_tlm_fifo#(T)::flush> takes care of flushing the FIFOs.
 
  virtual function void flush();
    string s;
    m_matches    = 0;
    m_mismatches = 0;
    m_before_fifo.flush();
    m_after_fifo.flush();
    $sformat(s, "Size of\nm_before_fifo = %d\n m_after_fifo = %d", m_before_fifo.used(), m_after_fifo.used());
    `uvm_info(get_type_name(), $psprintf("%s",s), UVM_NONE)
  endfunction
 
  function void report_phase(uvm_phase phase);
 
    if ((m_before_fifo.size() != 0) && (m_after_fifo.size() != 0)) begin
      `uvm_error(this.get_name(), $psprintf("[ERROR] BOTH Comparator FIFO's not empty at the end of test"))
    end
    else if ((m_before_fifo.size() != 0) && (m_after_fifo.size() == 0)) begin
      `uvm_error(this.get_name(), $psprintf("[ERROR] m_before_fifo Comparator FIFO not empty at the end of test"))
    end
    else if ((m_before_fifo.size() == 0) && (m_after_fifo.size() != 0)) begin
      `uvm_error(this.get_name(), $psprintf("[ERROR] m_after_fifo Comparator FIFO not empty at the end of test"))
    end
 
    `uvm_info(get_type_name(), $psprintf("MATCHES = %d   MISMATCHES= %d",m_matches,m_mismatches), UVM_NONE)
 
  endfunction : report_phase
 
endclass
chr_sue
chr_sue
Full Access
3991 posts
February 20, 2018 at 5:14 am

In reply to verif_buff:

I do not understand what you want to do with this statement:

wait ((m_before_fifo.size() != 0) && (m_after_fifo.size() != 0)) ;

. The get methods are always blocking until a transaction is available. In my eyes it does not make any sense to work with the wait statement.

verif_buff
verif_buff
Full Access
5 posts
February 20, 2018 at 6:23 am

In reply to chr_sue:

I get issues when i get a random reset. So i added this.

But if syntactically its ok, why dosent it work, that what i am not getting.

Thanks,
verif_buff

chr_sue
chr_sue
Full Access
3991 posts
February 20, 2018 at 7:14 am

In reply to verif_buff:

I have to correct me.
The size function of a uvm_tlm_fifo indicates an infinite size if the size = 0!
Instead of the size method you should use is_empty. For more Details see the UVM Reference Manual.

verif_buff
verif_buff
Full Access
5 posts
February 20, 2018 at 8:05 am

In reply to chr_sue:
Thanks a lot for the pointer chr_sue.

Its working now perfectly with is_empty function call instead of size() call.

Thanks a lot again.
verif_buff

Siemens Digital Industries Software

Siemens Digital Industries Software

#TodayMeetsTomorrow

Portfolio

  • Cloud
  • Mendix
  • Electronic Design Automation
  • MindSphere
  • Design, Manufacturing and PLM Software
  • View all Portfolio

Explore

  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Customer Stories
  • Partners
  • Trust Center

Contact

  • VA - Contact Us
  • PLM - Contact Us
  • EDA - Contact Us
  • Worldwide Offices
  • Support Center
  • Give us Feedback
© Siemens 2023
Terms of Use Privacy Statement Cookie Statement DMCA