Hello,
Generally the PRBS generator and driver are written using Verilog modules. Is there a way to use UVM components such as sequencer and driver to create PRBS generator? Does it add value such as re-usability, covering corner cases with UVM randomization, etc. if we use UVM to implement PRBS generator and driver over verilog modules?
Thanks!