Uvm register model get and set();

Hi,
I have to verify a register model independent to DUT, I only want to set a value directly in to the register model and i have to get the value again and my testbench only has reg, reg_block and test. Please let me know if there are any possible solutions.