Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.

    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages

    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage

    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.

    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time

    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification

    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters

    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking

    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.

    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum

    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum

    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum

    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).

    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns

    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns

    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.

    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook

    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines

    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.

    • Upcoming & Featured Events

      • ISO 26262 Bottoms-Up Safety Analysis - September 29th
      • Stimulating Simulating 2: UVM Sequences - October 8th
      • 2020 Wilson Research Group - October 13th
      • Formal-based ‘X’ Verification - October 15th
      • Events Calendar

    • On Demand Seminars

      • Comprehensive Memory Modeling - DDR VIP
      • RDC Overview & Questa RDC Methodology
      • When Are You Done Running CDC?
      • Verilog Basics for SystemVerilog Constrained Random
      • All On-Demand Seminars

    • Recording Archive

      • Improving Your SystemVerilog & UVM Skills
      • Should I Kill My Formal Run?
      • Visualizer Debug Environment
      • What’s New in Functional Verification
      • DVCon 2020 - Featured Presentations
      • All Recordings

    • Mentor Training Center

      • SystemVerilog for Verification
      • SystemVerilog UVM
      • UVM Framework
      • Instructor-led Training

    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • Questa Simulation Coverage Acceleration Apps with inFact
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.

    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources

    • Verification Horizons Publication

      • Verification Horizons - July 2020
      • Verification Horizons - March 2020
      • Verification Horizons - December 2019
      • Issue Archive

    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us

    • Training

      • Questa® & ModelSim®
      • Questa® inFact
      • Functional Verification Library
Ask a Question
UVM
  • Home /
  • Forums /
  • UVM /
  • UVM register model conflict

UVM register model conflict

UVM 5361
uvm register model 12 Advanced UVM Register 19 register adapter 4
bennetta1000
bennetta1000
Full Access
2 posts
February 14, 2017 at 5:26 am

Hi Everyone,

I'm having an issue while using a UVM register model with an APB register adapter. I can post some code if required, but I think in this case it'll be clearer if I just explain the problem:

If a sequence issues a frontdoor register read on the same clock edge as the DUT updates the register internally, then the read value returned over apb is the 'old' value as expected, while the register now holds the new value. This is fine, and the scoreboard anticipates this update and does a backdoor predict of kind UVM_PREDICT_WRITE.

However, the register model read function also performs a predict one cycle later, using the value which was just read. This reverts the newly updated mirrored value back to the old value, so now the register model is out of sync with the DUT.

I've had a look through the UVM code and can't find a way to issue a frontdoor read access without it being followed by a prediction.

Does anyone here have any suggestions to get round this? I'd rather not avoid this occurrence altogether, as these sort of accesses are a genuine use case for the component.

Thanks,
Adam

Replies

Log In to Reply
chr_sue
chr_sue
Full Access
2990 posts
February 14, 2017 at 7:03 am

In reply to bennetta1000:

Your question is a general question of modelling and function. You should always take care that 2 register operations do not happen at the same time. Consider you do a write in your case at the same time the register is updated internally by the DUT, you cannot be sure what value will be in the register after the operations. The consequence is to block one of these operation and execute them after the first one has been completed.

Tudor Timi
Tudor Timi
Full Access
333 posts
February 15, 2017 at 6:57 am

As far as I know, the register model will update itself once the transaction is over. You'll see the effect (at least) one clock cycle later.

I'm assuming you're using explicit prediction. If not, you should implement it. You're seeing issues because you're not synchronizing the modeling for DUT updates with the modeling for bus accesses.

You have a couple of options here:

1. You can use a callback where you override post_predict(...). Inside post_predict(...) you can implement the logic you currently have in your scoreboard for the DUT update.

2. You can chain your scoreboard to start work after the register model has settled from the bus read. The reg_predictor has a 'reg_ap' analysis port which sends out register items once it's finished processing them. If you connect your scoreboard to this port, it will be notified when a register access finishes and you can implement your logic for modeling the DUT updates.

Constrained random thoughts on SystemVerilog and e: http://blog.verificationgentleman.com/

bennetta1000
bennetta1000
Full Access
2 posts
February 21, 2017 at 4:35 am

Thanks very much for both your responses.

I was unable to use the analysis port option you described as the access I have to wait for is a backdoor access, although that's useful info I'm sure I'll be using.

I ended up adding an associative array inside the config database along with a couple of functions to add, remove and check entries in this to track which registers have outstanding predictions. I add a register to the array before I call the predict method (in my scoreboard), and clear it in the post_predict call back. I can then delay the reads in any sequences until there are no outstanding predictions for the particular register.

I've tried to do this sort of check before by waiting for the parent registers ".is_busy()" to be zero, but it doesn't seem to remain set throughout predictions.

This still doesn't allow me to simulate reads at the same time as DUT internal updates, but it is a way around the problem.

I also started predicting with UVM_PREDICT_DIRECT as it warns me about potential conflicts when I do this sort of thing.

© Mentor, a Siemens Business, All rights reserved www.mentor.com

Footer Menu

  • Sitemap
  • Terms & Conditions
  • Verification Horizons Blog
  • LinkedIn Group
SiteLock