Can anyone recommend a tool other than Visio for creating block diagrams to illustrate UVM environments? i.e. diagrams that I would create and put in a verification test plan to depict the verification architecture of a block or chip.
I currently don’t have access to Visio, but do have Confluence. Any open source tools?