I am looking for a way to define following items in a top level memory model
1. register model - which has two maps
2. 3 memory models - which has different base address
I want to define them in a top level model.
I looked at UVM examples in UVM 1.2 package but could not find it. Can you please explain me how this is feasible ?