Testbench

UVM
, , ,
1

I am writing a testbench module that includes basic blocks of verification methodology.

stimulus
scoreboard
checker
coverage
driver

i know the flow but i a have not done practical implementation
can some one help me to get an example which have includes all end to end flow…??

i know the concepts of classes, interfaces, task package but i dont know how to use them only the individual concepts … can someone guide it would be very much helpful.

also i had a query i wrote a function in module but it throws an error while compiling can some suggest something…
i tries writing the same code in class (basically i want to generate random data) i did it in class but when i try to create an instance in module it fails. can some explain how shall i construct this.
Thank you.

2

Hi,
Please refer the link below that helps to generate the UVM framework with all the basic blocks. The framework can be run in EDA playground as well and there are videos that explain how to do that.
https://www.doulos.com/knowhow/sysverilog/uvm/easier_uvm_generator/

Mentor has UVM framework that does the same job but it creates the UVM framework that supports both simulation and emulation.

Verification academy has UVM TB examples along with the test plan in the link below
https://verificationacademy.com/cookbook/coverage/testplan_to_functional_coverage#Functional_Coverage_Examples

Hope this is useful.

3

In reply to Bala1978:

Thank you so much… i would be more than happy to check this links and learn from them.