Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Upcoming & Featured Events

      • Aerospace & Defense Revolution - March 9th
      • Protocol & Memory Verification  - March 11th
      • Verify Register I/O Policies - March 18th
      • Advances in CDC & RDC - March 23rd
      • Webinar Calendar
    • On Demand Seminars

      • The ABC of Formal Verification
      • I'm Excited About Formal...
      • 2020 Functional Verification Study
      • All On-Demand Seminars
    • Recording Archive

      • Improving Your SystemVerilog & UVM Skills
      • Should I Kill My Formal Run?
      • Visualizer Debug Environment
      • All Recordings
    • Conferences

      • DVCon 2021
      • DVCon 2020
      • DAC 2019
      • All Conferences
    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - March 2021
      • Verification Horizons - November 2020
      • Verification Horizons - July 2020
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us
    • Training

      • Questa® & ModelSim®
      • Questa® inFact
      • Functional Verification Library
Ask a Question
UVM
  • Home
  • Forums
  • UVM
  • RAL - clear on read registers

RAL - clear on read registers

UVM 5597
RAL 52
verif_learner
verif_learner
Forum Access
391 posts
April 16, 2018 at 5:37 am

I am describing IP-XACT definition for a DUT. The DUT has several registers that clear on read (example, interrupt status).
I see that IP-XACT does not provide any option to capture this type of register.
How is this to be handled?

Replies

Log In to Reply
chr_sue
chr_sue
Full Access
3274 posts
April 16, 2018 at 6:25 am

In reply to verif_learner:

Which tool you are using? IP-XACT is only a data format.

verif_learner
verif_learner
Forum Access
391 posts
April 16, 2018 at 7:52 pm

In reply to chr_sue:

Quote:
In reply to verif_learner:

Which tool you are using? IP-XACT is only a data format.

chr_sue, IP-XACT schema standardizes many attributes of a register, among many other things like bus interface etc. One of the element in the IP-XACT register definition is "access".
From IP-XACT user guide -

Quote:
Finally, an addressBlock can have an access element and multiple register
and registerFile elements. An access element can take the values read-write, read-only, write-only, readwriteOnce, and writeOnce

As you can see, IP-XACT does not support clear on read type. I posted this to check if there is something in IP-XACT I am missing, example some additional attribute, because clear on read is such a common register property I have come across.

chr_sue
chr_sue
Full Access
3274 posts
April 17, 2018 at 10:43 am

In reply to verif_learner:
The IP-XACT Standard under preparation does not have readwriteOnce etc.
But it is still only a data format and it does not itself create a UVM register model.
Cadence uses this format for the register description for the UVM RAL. And for sure they do not only support the 3 access tpes defined in the IP-XACT spec.

verif_learner
verif_learner
Forum Access
391 posts
April 18, 2018 at 3:59 am

In reply to chr_sue:

Quote:
In reply to verif_learner:
The IP-XACT Standard under preparation does not have readwriteOnce etc.
But it is still only a data format and it does not itself create a UVM register model.
Cadence uses this format for the register description for the UVM RAL. And for sure they do not only support the 3 access tpes defined in the IP-XACT spec.

ok. some confusion here. let me try to clarify.
RTL is already available and it is not based on IP-XACT. It does support features like clear on read. I cant do the same thing because IP-XACT has no way to specify this. So, my RAL model will be out of sync with RTL register model.
Please note that, IP-XACT is not just a data format. It is a specification.
So, unless it has a way to specify a feature, the downstream vendors cannot implement it.
I hope I have clarified my point ...

chr_sue
chr_sue
Full Access
3274 posts
April 18, 2018 at 7:08 am

In reply to verif_learner:

Who forces you to employ the IP-XACT while having RAL code generators provided by the big 3 EDA providers?

verif_learner
verif_learner
Forum Access
391 posts
April 18, 2018 at 9:39 am

In reply to chr_sue:

Quote:
In reply to verif_learner:

Who forces you to employ the IP-XACT while having RAL code generators provided by the big 3 EDA providers?

No one is forcing. I want to use it because it is an accepted industry standard. What vendors provide additionally (they accept IP-XACT too) is not industry standard and is proprietary. So, it is unlikely I can share it to a wider audience that may or may not use the vendor specific format I use.

rgarcia07
rgarcia07
Full Access
135 posts
April 18, 2018 at 10:06 am

In reply to verif_learner:

Quote:
In reply to chr_sue:

Quote:
In reply to verif_learner:

Who forces you to employ the IP-XACT while having RAL code generators provided by the big 3 EDA providers?

No one is forcing. I want to use it because it is an accepted industry standard. What vendors provide additionally (they accept IP-XACT too) is not industry standard and is proprietary. So, it is unlikely I can share it to a wider audience that may or may not use the vendor specific format I use.

Normally vendors support their extensions (you can look for vendor extensions on the IP-XACT standard), these extensions can be used to define whatever is required for creating such registers, so probably you can check on your vendor to see if they support such feature (if you are using any automated tool), additionally, if you cannot have such extensions you could add register field callbacks to model the desired behaviour you can have a look to the following paper and several forum entries in this site.

HTH,

-R

Siemens Digital Industries Software

Siemens Digital Industries Software

##TodayMeetsTomorrow

Solutions

  • Cloud
  • Mendix
  • Siemens EDA
  • MindSphere
  • Siemens PLM
  • View all portfolio

Explore

  • Digital Journeys
  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Newsletter
  • Customer Stories

Contact Us

USA:

phone-office +1 800 547 3000

See our Worldwide Directory

  • Contact Us
  • Support Center
  • Give us Feedback
©2021 Siemens Digital Industries Software. All Rights Reserved.
Terms of Use Privacy Cookie Policy