Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Upcoming & Featured Events

      • U2U MARLUG - January 26th
      • Creating an Optimal Safety Architecture  - February 9th
      • The ABC of Formal Verification - February 11th
      • Events Calendar
    • On Demand Seminars

      • I'm Excited About Formal...
      • Visualizer Coverage
      • Formal-based ‘X’ Verification
      • 2020 Functional Verification Study
      • All On-Demand Seminars
    • Recording Archive

      • Improving Your SystemVerilog & UVM Skills
      • Should I Kill My Formal Run?
      • Visualizer Debug Environment
      • All Recordings
    • Mentor Training Center

      • SystemVerilog for Verification
      • SystemVerilog UVM
      • UVM Framework
      • Instructor-led Training
    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • Questa Simulation Coverage Acceleration Apps with inFact
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - November 2020
      • Verification Horizons - July 2020
      • Verification Horizons - March 2020
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us
    • Training

      • Questa® & ModelSim®
      • Questa® inFact
      • Functional Verification Library
Ask a Question
UVM
  • Home /
  • Forums /
  • UVM /
  • Questa UVM Transaction

Questa UVM Transaction

UVM 5517
#UVM #Transaction #Record 1
ekrem.sahin
ekrem.sahin
Full Access
2 posts
November 26, 2020 at 11:27 pm

Hi,
I cannot see my whole transaction item. I have a sequence item and there are two dynamic array as m_TxData and m_RxData which automate with "uvm_field_array_int" macro. All setting are made for Questa 10.6b. However, when I sent a 12 bit data from sequencer m_TxData and m_RxData arrays are changed with m_TxData_0, m_TxData_1, m_TxData_2, m_TxData_3, m_TxData_4, m_TxData_7, m_TxData_8, m_TxData_9, m_TxData_10, m_TxData_11 at transcation view. Also I get an warning message as "Attributes must be named as a legal c identifier." I can ignore this message with "uvm_top.set_report_id_action_hier("ILLEGALNAME",UVM_NO_ACTION);" but this is not solve my problem. I cannot see my median data(m_TxData_5 and m_TxData_6) at transcation view as shown at figure.

Replies

Log In to Reply
chr_sue
chr_sue
Full Access
3213 posts
November 27, 2020 at 1:32 pm

In reply to ekrem.sahin:

Could you please show the code for your seq_item.

ekrem.sahin
ekrem.sahin
Full Access
2 posts
December 03, 2020 at 3:06 am

class seqISpiDataTransfer extends seqISpiTransferBase;

rand int unsigned m_preDelay;
rand int unsigned m_postDelay;
rand int unsigned m_maxDelay;
int unsigned m_bitsToSend = `DEFAULT_DATA_TRANSFER_SIZE;
uvm_status_e m_status;

rand bit m_TxData[];
bit m_RxData[];

rand bit m_cpol;
rand bit m_cpha;
rand bit m_isBurst;
rand bit[`SPI_SLAVE_NUM - 1 : 0] m_slvIds;

`uvm_object_utils_begin(seqISpiDataTransfer)
`uvm_field_int(m_preDelay, UVM_ALL_ON)
`uvm_field_int(m_postDelay, UVM_ALL_ON)
`uvm_field_int(m_maxDelay, UVM_ALL_ON)
`uvm_field_int(m_bitsToSend, UVM_ALL_ON)
`uvm_field_enum(uvm_status_e, m_status, UVM_ALL_ON)
`uvm_field_array_int(m_TxData, UVM_ALL_ON)
`uvm_field_array_int(m_RxData, UVM_ALL_ON)
`uvm_field_int(m_cpol, UVM_ALL_ON)
`uvm_field_int(m_cpha, UVM_ALL_ON)
`uvm_field_int(m_isBurst, UVM_ALL_ON)
`uvm_field_int(m_slvIds, UVM_ALL_ON)
`uvm_object_utils_end

constraint m_constrMaxDelay { m_maxDelay == 10; }
constraint m_constrPreDelay { m_preDelay <= m_maxDelay; m_preDelay > 0;}
constraint m_constrPostDelay { m_postDelay <= m_maxDelay;}
constraint m_constrSlaveIds { $size(m_slvIds) <= `SPI_SLAVE_NUM;}

function new(string name = "seqISpiDataTransfer");
super.new(name);
endfunction : new

endclass : seqISpiDataTransfer

Hi, my seq_item is shown above but I found a solution for this. I close auto record with UVM_NORECORD flag and write do_record function for these sequence items manually and I see whole transaction at wave. However I don't know why I cannot see my whole transaction automatically with UVM_ALL_ON when using QuestaSim.

Solution

Solution

cgales
cgales
Forum Moderator
1548 posts
December 03, 2020 at 4:58 am

In reply to ekrem.sahin:

It is highly recommended to not use the field automation macros. The main problem is that the macros don't cover every use model and can cause unexpected issues. They are also difficult to debug (as you discovered).

The guidelines recommend writing specific do_* functions for your sequence items.

chr_sue
chr_sue
Full Access
3213 posts
December 03, 2020 at 6:27 am

In reply to ekrem.sahin:

The UVM is providing a specific API to display the transactions in the waveform, independent from the simulator. For this you have to override/implement the do_record function.
In most simulators you have to switch-on the transaction recording using the config_db.
This is independet on the usage of the field macros. As cgales says you should not use them.

© Mentor, a Siemens Business, All rights reserved www.mentor.com

Footer Menu

  • Sitemap
  • Terms & Conditions
  • Verification Horizons Blog
  • LinkedIn Group
SiteLock