Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IQ
      • Verification IP
      • Static-Based Techniques
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Introduction to UVM
      • UVM Basics
      • Advanced UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Featured & On-Demand

      • Continuous Integration - March 28th
      • Questa Verification IQ - April 11th
      • SystemVerilog Assertions
      • SoC Design & Functional Safety Flow
      • 2022 Functional Verification Study
      • Design Solutions as a Sleep Aid
      • CDC and RDC Assist
      • Formal and the Next Normal
      • Protocol and Memory Interface Verification
      • Webinar Calendar
    • On-Demand Library

      • Practical Flows for Continuous Integration
      • Lint vs Formal AutoCheck
      • The Three Pillars of Intent-Focused Insight
      • Formal Verification Made Easy
      • Fix FPGA Failures Faster
      • HPC Protocols & Memories
      • FPGA Design Challenges
      • High Defect Coverage
      • The Dog ate my RTL
      • Questa Lint & CDC
      • Complex Safety Architectures
      • Data Independence and Non-Determinism
      • Hierarchical CDC+RDC
      • All On-Demand Recordings
    • Recording Archive

      • Aerospace & Defense Tech Day
      • Exhaustive Scoreboarding
      • Improving Initial RTL Quality
      • CDC Philosophy
      • Hardware Emulation Productivity
      • Visualizer Debug Environment
      • Preparing for PCIe 6.0: Parts I & II
      • Automotive Functional Safety Forum
      • Siemens EDA Functional Verification
      • Improving Your SystemVerilog & UVM Skills
      • All Webinar Topics
    • Conferences & WRG

      • Industry Data & Surveys
      • DVCon 2023
      • DVCon 2022
      • DVCon 2021
      • Osmosis 2022
      • All Conferences
    • Siemens EDA Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • EDA Xcelerator Academy(Learning Services) Verification Training, Badging and Certification
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification IQ
      • Verification Horizons Blog
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - March 2023
      • Verification Horizons - December 2022
      • Verification Horizons - July 2022
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Academy News
      • Contact Us
    • Training

      • Learning @OneGlance (PDF)
      • SystemVerilog & UVM Classes
      • Siemens EDA Classes
Ask a Question
UVM
  • Home
  • Forums
  • UVM
  • Problem related to connection of two interfaces through configuration.

Problem related to connection of two interfaces through configuration.

UVM 6659
configuration 8 virtual interface 8 config_db 19
kumar.agnishaman@tevatrontech.com
kumar.agnishaman@tevatrontech.com
Full Access
3 posts
May 05, 2015 at 12:44 am

Hi All

I have made BFM for master and slave and all sub component like driver, monitor ,agent of APB and AHB protocol.
I have made one configuration class of name conifig_AHB_APB in which , I called both interfaces of AHB and APB and declared as Virtual.
So I want to connect AHB to APB using the above configuration class.
Tell me how can I connect these both interfaces using config_db, and where this connection can be done in environment or BASE test.
Actually I have no idea of this type of connection.
can anyone help me out.........

Replies

Log In to Reply
karandeepsingh
karandeepsingh
Full Access
30 posts
May 05, 2015 at 8:59 pm

Generally we set the virtual interface in config_db from TB_TOP (module declaration for TestBench) and it is recommended to keep the all the connections to DUT/Interfaces there.

You can make any connection you want there and set the interfaces in config_db

Better you can take any example for understanding it, my personal recommendations try UVM_COOKBOOK from Mentor

kumar.agnishaman@tevatrontech.com
kumar.agnishaman@tevatrontech.com
Full Access
3 posts
May 05, 2015 at 10:16 pm

In reply to karandeepsingh:

Hi Karan

Thanks for reply. I know how to use get/set in config_db function. I have run the complete environment of AHB and APB individually.
But this time I want to connect AHB and APB in single environment class. But I cant understand how to connect both interfaces to each other and where.
I declared both interfaces as virtual in a single config_ahb_apb class.

class config_ahb_apb;
////interface of AHB
virtual intf_ahb dut_vi;
/////interface of APB
virtual intf_apb dut_slave;
endclass

karandeepsingh
karandeepsingh
Full Access
30 posts
May 06, 2015 at 1:04 am

In reply to kumar.agnishaman@tevatrontech.com:

I want to understand what do you mean by connecting both the interfaces.

Does it mean your DUT has two interfaces APB and AHB separately? And you want both the interfaces to be driven by your agents.

If its so again you need to map it in TB_TOP which is your top level testbench module.

Apart from that I am unable to understand the connect both interfaces to each other and where. Whatever the mapping you want to do to DUT will be done at testbench module level.

Thanks for explaining your requirements.

kumar.agnishaman@tevatrontech.com
kumar.agnishaman@tevatrontech.com
Full Access
3 posts
May 06, 2015 at 1:50 am

In reply to karandeepsingh:

Yes I have 2 agents agent_ahb and agent_apb. agent_ahb have driver monitor and interface_1. agent_apb have driver monitor and interface_2. I want to connect both agents in environment class. I have made one Base_Test class in which I called environment class.
How I can pass my interfaces to agents through config_db.

karandeepsingh
karandeepsingh
Full Access
30 posts
May 06, 2015 at 2:39 am

In reply to kumar.agnishaman@tevatrontech.com:

So there must be a testbench top(module) as well where you are calling

initial
run_test()

this is the place where you are binding your interfaces to you DUT and this is the indeed place where you set your interfaces handles in config_db. Or in the more simplified words where there you connect your DUT to TB you have to set the interfaces in config_db from there only.

Once you set that you can easily get(its handle through config_db) it in your agent.

Referring examples from cookbook:

------ TOP_TB------

module top_tb;

/ UVM initial block:
// Put virtual interfaces into the resource db & run_test()
initial begin
uvm_config_db #(virtual apb_if)::set(null, "uvm_test_top", "APB_vif", APB);
uvm_config_db #(virtual spi_if)::set(null, "uvm_test_top", "SPI_vif", SPI);
uvm_config_db #(virtual intr_if)::set(null, "uvm_test_top", "INTR_vif", INTR);

// similar for you set your interfaces new here
run_test();
end
endmodule: top_tb

-------- test base -----------

class spi_test_base extends uvm_test;

spi_agent_config m_spi_cfg;

// The SPI is not configured as such
m_spi_cfg = spi_agent_config::type_id::create("m_spi_cfg");
if(!uvm_config_db #(virtual spi_if)::get(this, "", "SPI_vif", m_spi_cfg.SPI)) begin
`uvm_error("RESOURCE_ERROR", "SPI virtual interface not found")
end
// similarly get your new interfaces here and assign it to respective agent

Hope this helps.

Please feel free to correct for my misunderstanding.

Siemens Digital Industries Software

Siemens Digital Industries Software

#TodayMeetsTomorrow

Portfolio

  • Cloud
  • Mendix
  • Electronic Design Automation
  • MindSphere
  • Design, Manufacturing and PLM Software
  • View all Portfolio

Explore

  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Customer Stories
  • Partners
  • Trust Center

Contact

  • VA - Contact Us
  • PLM - Contact Us
  • EDA - Contact Us
  • Worldwide Offices
  • Support Center
  • Give us Feedback
© Siemens 2023
Terms of Use Privacy Statement Cookie Statement DMCA