Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Upcoming & Featured Events

      • Creating an Optimal Safety Architecture  - February 9th
      • The ABC of Formal Verification - February 11th
      • Events Calendar
    • On Demand Seminars

      • I'm Excited About Formal...
      • Visualizer Coverage
      • Formal-based ‘X’ Verification
      • 2020 Functional Verification Study
      • All On-Demand Seminars
    • Recording Archive

      • Improving Your SystemVerilog & UVM Skills
      • Should I Kill My Formal Run?
      • Visualizer Debug Environment
      • All Recordings
    • Mentor Training Center

      • SystemVerilog for Verification
      • SystemVerilog UVM
      • UVM Framework
      • Instructor-led Training
    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • Questa Simulation Coverage Acceleration Apps with inFact
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - November 2020
      • Verification Horizons - July 2020
      • Verification Horizons - March 2020
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us
    • Training

      • Questa® & ModelSim®
      • Questa® inFact
      • Functional Verification Library
Ask a Question
UVM
  • Home /
  • Forums /
  • UVM /
  • Pipelined Monitor strategy

Pipelined Monitor strategy

UVM 5535
Pipelined 4 monitor 5
Greg_H
Greg_H
Full Access
1 post
January 19, 2017 at 2:21 pm

I'm experimenting with a pipelined interface. I found documentation on pipelined drivers in the UVM Cookbook and buried in the UVM source files (header of uvm_transaction), but nothing on pipelined monitors. I made my own pipelined monitor based on the pipelined driver.

I plan to add protocol checks. At first I was going to add my own member variables to record the begin/end times, then I noticed uvm_transaction has accept_tr/begin_tr/end_tr and get_* methods which have the desired behavior. I haven't seen any monitor example use these methods. Is it save/recommended to use these methods in the monitor?

Is this the correct approach? Is there a better strategy?

task run();
    // this monitor supports a two-deep pipeline
    fork
      do_item();
      do_item();
    join
endtask
 
task do_item();
  forever begin
    mbus_item tr;
    lock.get();
    tr = mbus_item::type_id::create("tr");
    accept_tr(tr);
      // wait for qualification
    begin_tr(tr);
      // collect address phase
 
    ap.write(tr); // put here to prevent clobber
 
    // allows next transaction to begin address phase
    lock.put();
    if(tr.expectData()) begin
      data_lock.get();
        // wait for qualification
        // collect data phase
      data_lock.put();
    end
      // (may trigger custom "data_phase" event here)
    end_tr(tr);
  end
endtask: do_item

Replies

Log In to Reply
chr_sue
chr_sue
Full Access
3236 posts
January 22, 2017 at 11:38 pm

In reply to Greg_H:

In the monitor I'd not spend effort on extracting transactions as you are doing. Each transaction you are extracting has its unique ID which is indicating to what driver transaction it belongs.
Simply extract the transaction as they appear and make the identification through the ID.

sudhanshu
sudhanshu
Full Access
2 posts
November 25, 2020 at 4:12 pm

In reply to chr_sue:

Can you tell me how to get transaction-id in the monitor?
From the driver we can send transaction-id to the sequence by writing rsp.set_id_info(req); seq_item_port.put(rsp);.
In the body of the sequence we can use, get_response(rsp, req.get_transaction_id());
How do we get id information in the monitor?

chr_sue
chr_sue
Full Access
3236 posts
November 25, 2020 at 11:51 pm

In reply to sudhanshu:

Could you please explain what is the reason for your run_phase implementation in the monitor?

sudhanshu
sudhanshu
Full Access
2 posts
November 26, 2020 at 11:37 am

In reply to chr_sue:

I am trying to implement AHB master UVC. I could create pipelined driver, now I want to create AHB monitor. Please suggest me an efficient way to create monitor.
I have few doubts
1. Should I use semaphore (same as driver) in the monitor as well?
2. If I capture both address & data phase in one transaction packet in the monitor then by the time I get data phase of 1st transaction, address field of the packet is updated with the address phase of 2nd transaction. So I get wrong information. How to handle this?

chr_sue
chr_sue
Full Access
3236 posts
November 26, 2020 at 1:15 pm

[i]In reply to sudhanshu:[/

If you are using strict pipelining then it should not be a serious problem to create a monitor run_phase.
But I believe it is a better solution to handle the responses in the driver. The driver has all the mechanisms you need to do this.

© Mentor, a Siemens Business, All rights reserved www.mentor.com

Footer Menu

  • Sitemap
  • Terms & Conditions
  • Verification Horizons Blog
  • LinkedIn Group
SiteLock