I would like to pass two different transactions with in a single put port like the following;
class componentA extends uvm_component;
task run_phase(uvm_phase phase);
I would like to override trans1 to trans2(completely different one). Can anybody suggest me; Is there any way to do it?