Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Upcoming & Featured Events

      • Creating an Optimal Safety Architecture  - February 9th
      • The ABC of Formal Verification - February 11th
      • Events Calendar
    • On Demand Seminars

      • I'm Excited About Formal...
      • Visualizer Coverage
      • Formal-based ‘X’ Verification
      • 2020 Functional Verification Study
      • All On-Demand Seminars
    • Recording Archive

      • Improving Your SystemVerilog & UVM Skills
      • Should I Kill My Formal Run?
      • Visualizer Debug Environment
      • All Recordings
    • Mentor Training Center

      • SystemVerilog for Verification
      • SystemVerilog UVM
      • UVM Framework
      • Instructor-led Training
    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • Questa Simulation Coverage Acceleration Apps with inFact
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - November 2020
      • Verification Horizons - July 2020
      • Verification Horizons - March 2020
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us
    • Training

      • Questa® & ModelSim®
      • Questa® inFact
      • Functional Verification Library
Ask a Question
UVM
  • Home /
  • Forums /
  • UVM /
  • Multiple sequence items for coverage

Multiple sequence items for coverage

UVM 5535
raviji
raviji
Full Access
6 posts
October 21, 2020 at 6:26 pm

Hello,
In the preferred functional coverage code below, I have many different sequence items in our environment as they are generated from scripts, then how do we go-ahead to implement the functional coverage class?

Any other ways to implement?

class my_coverage_collector extends uvm_subscriber #([b]my_tx[/b]);
 my_tx tx; // the transaction object on which value changes will be covered
 covergroup dut_inputs;
 option.per_instance = 1; // track coverage for each instance
 Opc: coverpoint tx.opcode;
 Opa: coverpoint tx.operand_a;
 Opb: coverpoint tx.operand_b;
 endgroup 
 `uvm_component_utils(my_coverage_collector)
 function new(string name, uvm_component parent );
 super.new(name, parent);
 dut_inputs = new(); // construct the covergroup
 endfunction: new
 function void write(my_tx t);
 tx = t; // copy transaction handle received from the monitor
 dut_inputs.sample();
 endfunction: write
 function void report_phase(uvm_phase phase);
 `uvm_info("DEBUG", $sformatf("\n\n Coverage for instance %s = %2.2f%%\n\n",
 this.get_full_name(), this.dut_inputs.get_inst_coverage()), UVM_HIGH)
 endfunction: report_phase
endclass: my_coverage_collector 

Replies

Log In to Reply
germanbravolopez
germanbravolopez
Full Access
13 posts
November 24, 2020 at 4:06 am

In reply to raviji:

I have the same problem, I have two different "uvm_sequence_item" and I don't know how to parameterize the coverage (which extends a "uvm_subscriber") in order to have a coverage based on two different items.

I tried something like the code below without success, any help on that?

class coverage extends uvm_subscriber #(rst_seq_item, clock_seq_item);
	`uvm_component_utils (coverage)
 
	rst_seq_item item_rst;
	clock_seq_item item_clk;
 
	covergroup cg_rst;
		[...]
	endgroup
 
	function void write(rst_seq_item t);
		item_rst = t;
		cg_rst.sample();
	endfunction
	function void write(clock_seq_item t);
		item_rst = t;
		cg_rst.sample();
	endfunction
chr_sue
chr_sue
Full Access
3236 posts
November 24, 2020 at 6:59 am

In reply to germanbravolopez:

I do not understand why you have 2 different seq_items. Each agent should have exactly 1 seq_item.
How do you define your covergroups/coverpoints/bins having 2 different seq_items?

germanbravolopez
germanbravolopez
Full Access
13 posts
November 24, 2020 at 7:17 am

In reply to chr_sue:

Because in my case I have two agents that have different seq_items, so what I need is to make a coverage based on both packets.
Right now, I only have different covergroups for each seq_item but I would like to have one depending on the other.

As I wasn't able to find a solution using uvm_subscriber, I am going to use uvm_component with uvm_analysis_export and uvm_tlm_analysis_fifo for receive the transactions, and put them on the sample function of the covergroups when needed.

chr_sue
chr_sue
Full Access
3236 posts
November 24, 2020 at 8:30 am

In reply to germanbravolopez:

In your covergroup you are refering to data members of your seq_item. If you have different seq_items you'll have different data members. How will you create a covergroup in this case?

raviji
raviji
Full Access
6 posts
November 24, 2020 at 10:41 pm

In reply to chr_sue:
That's what my original query was, as in the current SoC Environment each and every register is actually converted into individual seq item through a script.
Only thing I thought off is to create a single class comprising with all of the register data items combined together and use that even in my various test so that the coverage is sampled.

chr_sue
chr_sue
Full Access
3236 posts
November 25, 2020 at 12:51 am

In reply to raviji:

In your case when the seq_items are coming from different agents you cannot use a uvm_subscriber for the different covergroups. In general the seq_items will arrive at different times and the write functions are called from different monitors you have to use an extension of uvm_component. In there you have to define the different covergroups and to specify different write functions. To differentiate between these write functions you have to specify a suffix by using the macro `uvm_analysis_imp_decl.

© Mentor, a Siemens Business, All rights reserved www.mentor.com

Footer Menu

  • Sitemap
  • Terms & Conditions
  • Verification Horizons Blog
  • LinkedIn Group
SiteLock