Hi,
My Design is PIPE for serial interface which supports multiple lanes.So we have per lane interface signals in my design.
Which is the best way to develop UVM testbench,from the below two ways?
- single agent which drives and monitors for all lanes in parallel threads. ??
OR 2) having separate agents for each lane ??
Please elaborate.
Thanks