Memory modeling for TEST BENCH

Hi All,

I want to model a memory for TEST BENCH . Does UVM provide any special way to model it ?? This memory is not related to DUT .
Its like system memory outside the DUT

Thanks
CB Singh