Master Reset in UVM Test Bench

[piyushkamalakar]

Should the master reset be applied from the top module or through the sequence class?

[dave_59]

In reply to piyushkamalakar:

Ideally, clock and reset should be treated as just another interface controlled by a sequence.