Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IQ
      • Verification IP
      • Static-Based Techniques
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Introduction to UVM
      • UVM Basics
      • Advanced UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Featured & On-Demand

      • VA Live - Multiple Dates & Locations
      • Interconnect Formal
      • Formal and the Next Normal
      • Formal Verification Made Easy
      • Data Independence and Non-Determinism
      • Exhaustive Scoreboarding
      • Visualizer Debug Environment
      • Webinar Calendar
    • On-Demand Library

      • SystemVerilog Assertions
      • Practical Flows for Continuous Integration
      • Continuous Integration
      • Questa Verification IQ
      • Avery & Siemens VIP
      • Protocol and Memory Interface Verification
      • HPC Protocols & Memories
      • Preparing for PCIe 6.0: Parts I & II
      • High Defect Coverage
      • SoC Design & Functional Safety Flow
      • Complex Safety Architectures
      • All On-Demand Recordings
    • Recording Archive

      • Lint vs Formal AutoCheck
      • FPGA Design Challenges
      • Design Solutions as a Sleep Aid
      • Fix FPGA Failures Faster
      • CDC and RDC Assist
      • The Dog ate my RTL
      • Questa Lint & CDC
      • Hierarchical CDC+RDC
      • Improving Initial RTL Quality
      • CDC Philosophy
      • Hardware Emulation Productivity
      • The Three Pillars of Intent-Focused Insight
      • All Webinar Topics
    • Conferences & WRG

      • 2022 Functional Verification Study
      • Improving Your SystemVerilog & UVM Skills
      • Automotive Functional Safety Forum
      • Aerospace & Defense Tech Day
      • Siemens EDA Functional Verification
      • Industry Data & Surveys
      • DVCon 2023
      • DVCon 2022
      • DVCon 2021
      • Osmosis 2022
      • All Conferences
    • Siemens EDA Learning Center

      • EDA Xcelerator Academy(Learning Services) Verification Training, Badging and Certification
      • View all Xcelerator Academy classes
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification IQ
      • Verification Horizons Blog
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - March 2023
      • Verification Horizons - December 2022
      • Verification Horizons - July 2022
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Academy News
      • Contact Us
    • Training

      • Learning @OneGlance (PDF)
      • SystemVerilog & UVM Classes
      • Siemens EDA Classes
Ask a Question
UVM
  • Home
  • Forums
  • UVM
  • Integrating multiple VIPS with single DUT

Integrating multiple VIPS with single DUT

UVM 6752
SV 11 uvm 124 testbench environment 2
NK
NK
Full Access
50 posts
April 02, 2014 at 6:45 am

Hi All,

Please tell me how to integrate multiple VIPS with single DUT.
For eg:
I have DUT which will support I2c and Wishbone...

I have two separate VIPS(I2s and whishbone).
Each VIP is having separate interface

    How to integrate two VIPS (having individual interfaces )with single DUT .
    Should i need to create single interface & one more top level module having 2 vip instances.

    & also please clarify below things.
    1)In VIP development we will create Master & slave .bcz Master is working or not ,we will check with slave...viceversa--------Am i correct?

    please share any papers or links related to multiple environments.

    Thanks,
    Nagendra.

    Replies

    Log In to Reply
    tfitz
    tfitz
    Forum Moderator
    467 posts
    April 02, 2014 at 8:02 am

    Hi Nagendra,
    The two VIP components you have are simply agents in UVM. Each agent has its own (virtual) interface connection to the DUT, as shown in the UVM Cookbook. Since the virtual interfaces are passed down from the top-level module (make sure you read the follow-on articles: here and here), there is no need to combine your two interfaces into a single interface. Simply pass each interface, the I2s and Wishbone, separately to your testbench through separate uvm_config_db::set() calls.

    As to your second question, you should be careful. It's a good idea, in theory, to have both master and slave VIP components for a given protocol and, yes, you can connect them together to make sure that they work. However, if they are developed by the same person or team, it's quite possible that they could both have the same error so that they work "correctly" together but actually violate the spec. With pre-packaged VIP, such as Mentor VIP, you can be confident that the protocol is modeled correctly in the VIP, so you just have to worry about getting it right in your DUT.
    Good luck,
    -Tom

    babanrosesalluri5
    babanrosesalluri5
    Full Access
    19 posts
    July 31, 2017 at 10:57 pm

    Hi All,

    My Scenario is single DUT which supports Multiple VIPs from third party. As I am getting VIP environments redily from third party, want to use as it is in SoC testbench. So i want to use multiple environments concept in test class and verify SoC. I am having single DUT which supports multiple protocols like I2C, UART etc with multiple interfaces. I have created instances for multiple interfaces and passed to DUT in top module. Next, I am having doubt with test class like how i instantiate different environments and run the different tests from different VIPs with multiple sequencers and how control over multiple test runs?? Can anyone guide me what would be the best have to do it and what i need to consider??

    can anyone guide me docs or links to get idea over my scenario please.

    Show some light on my problem please..

    chr_sue
    chr_sue
    Full Access
    3890 posts
    August 01, 2017 at 6:46 am

    In reply to babanrosesalluri5:

    You don't run different tests, one for each env. You have different sequences for each sub-env. You are creating virtual sequences describing how the sub-envs should be activated and then you are desfining tests for all your different virtual sequences and starting them in your tests.

    babanrosesalluri5
    babanrosesalluri5
    Full Access
    19 posts
    August 03, 2017 at 3:58 am

    In reply to chr_sue:

    Thanks for reply chr_sue. Could you please share some more knowledge about SoC verification and Virtual sequencer concept.

    Can you explain me or share documents or links about virtual sequencer in detail. I have some questions and want to get detail idea about below queries. Please help me out

    Why we use virtual sequencer ??

    what is virtual sequencer and virtual sequence??

    how can we control multiple sequences in test bench using virtual sequencer or virtual sequence??
    if we can control using two components(virtual sequencer & virtual sequence) can you tell me difference between virtual sequencer and virtual sequence??

    what is the difference between virtual sequence/virtual sequencer to non virtual sequence/non virtual sequencer???

    When we are writing directed test cases how can we control multiple env/tests in test bench??

    chr_sue
    chr_sue
    Full Access
    3890 posts
    August 03, 2017 at 4:55 am

    In reply to babanrosesalluri5:

    Virtual sequences helps us to synchronize the behavior of multiple agents in our UVM environment.
    For details please read
    https://verificationacademy.com/cookbook/sequences
    and exercise the corresponding code examples.

    babanrosesalluri5
    babanrosesalluri5
    Full Access
    19 posts
    August 03, 2017 at 6:00 am

    In reply to chr_sue:

    Thank you chr_sue.

    Siemens Digital Industries Software

    Siemens Digital Industries Software

    #TodayMeetsTomorrow

    Portfolio

    • Cloud
    • Mendix
    • Electronic Design Automation
    • MindSphere
    • Design, Manufacturing and PLM Software
    • View all Portfolio

    Explore

    • Community
    • Blog
    • Online Store

    Siemens

    • About Us
    • Careers
    • Events
    • News and Press
    • Customer Stories
    • Partners
    • Trust Center

    Contact

    • VA - Contact Us
    • PLM - Contact Us
    • EDA - Contact Us
    • Worldwide Offices
    • Support Center
    • Give us Feedback
    © Siemens 2023
    Terms of Use Privacy Statement Cookie Statement DMCA