hello seniors,
if inside DUT if any signal belongs to inpout port( inout [15:0]data) than how to instantiate this inout signal in top module of the testbench.
when i am try to assigning runtime error comming like:- Illegal inout port connection for port ‘data’ to reg type