Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IQ
      • Verification IP
      • Static-Based Techniques
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Introduction to UVM
      • UVM Basics
      • Advanced UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Featured & On-Demand

      • Continuous Integration - March 28th
      • Questa Verification IQ - April 11th
      • SystemVerilog Assertions
      • SoC Design & Functional Safety Flow
      • 2022 Functional Verification Study
      • Design Solutions as a Sleep Aid
      • CDC and RDC Assist
      • Formal and the Next Normal
      • Protocol and Memory Interface Verification
      • Webinar Calendar
    • On-Demand Library

      • Practical Flows for Continuous Integration
      • Lint vs Formal AutoCheck
      • The Three Pillars of Intent-Focused Insight
      • Formal Verification Made Easy
      • Fix FPGA Failures Faster
      • HPC Protocols & Memories
      • FPGA Design Challenges
      • High Defect Coverage
      • The Dog ate my RTL
      • Questa Lint & CDC
      • Complex Safety Architectures
      • Data Independence and Non-Determinism
      • Hierarchical CDC+RDC
      • All On-Demand Recordings
    • Recording Archive

      • Aerospace & Defense Tech Day
      • Exhaustive Scoreboarding
      • Improving Initial RTL Quality
      • CDC Philosophy
      • Hardware Emulation Productivity
      • Visualizer Debug Environment
      • Preparing for PCIe 6.0: Parts I & II
      • Automotive Functional Safety Forum
      • Siemens EDA Functional Verification
      • Improving Your SystemVerilog & UVM Skills
      • All Webinar Topics
    • Conferences & WRG

      • Industry Data & Surveys
      • DVCon 2023
      • DVCon 2022
      • DVCon 2021
      • Osmosis 2022
      • All Conferences
    • Siemens EDA Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • EDA Xcelerator Academy(Learning Services) Verification Training, Badging and Certification
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification IQ
      • Verification Horizons Blog
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - March 2023
      • Verification Horizons - December 2022
      • Verification Horizons - July 2022
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Academy News
      • Contact Us
    • Training

      • Learning @OneGlance (PDF)
      • SystemVerilog & UVM Classes
      • Siemens EDA Classes
Ask a Question
UVM
  • Home
  • Forums
  • UVM
  • With help from Uvm_config_db can we set in lower Hierarchy(Ex -Agent) and get values in Upper Hierarchy(Ex-Env)

With help from Uvm_config_db can we set in lower Hierarchy(Ex -Agent) and get values in Upper Hierarchy(Ex-Env)

UVM 6661
Harjot
Harjot
Forum Access
16 posts
October 28, 2022 at 4:50 am

Hi,
initention is to show changes to the top level hierachy through config db -:
I am trying below snippet to achieve this but it is not working. Need Help

In below snippet I have agent as lower hierarchy and env as upper hierarchy
agent - Doing set of some value
env - Doing get.

$display/ERRor - Get is not successful

module config_db_m();
 
   import uvm_pkg::*;
  `include "uvm_macros.svh"
 
 class agent extends uvm_agent;  // agent class
    `uvm_component_utils(agent)
    int a;
     uvm_component my_parent;  
 
    function new(string name = "agent",uvm_component parent=null);      
      super.new(name,parent);
      endfunction
 
    function void build_phase(uvm_phase phase);
      super.build_phase(phase);
    endfunction
 
function void connect_phase(uvm_phase phase);
 uvm_component my_parent = this.get_parent();  // setting upper hierarchy as uvm_component 
super.connect_phase(phase);
 uvm_config_db #(int)::set(my_parent,"*","low",100); //doing set of value low pointer as 100
endfunction
 
endclass
 
  class env extends uvm_env;   // class env 
     `uvm_component_utils(env)
    int _low;
    agent a_h;
     function new(string name = "env",uvm_component parent=null);      
      super.new(name,parent);
      endfunction
 
    function void build_phase(uvm_phase phase);
      super.build_phase(phase);
      a_h = agent::type_id::create("a_h",this);
        endfunction
 
     task run_phase(uvm_phase phase);
phase.raise_objection(this);
      if(!uvm_config_db #(int)::get(null,"","low",_low))  // get in env 
        $display("Get is not successful ");
phase.drop_objection(this);
     endtask
 
  endclass
  initial
    begin
      run_test("env");   
    end
 
endmodule 

Replies

Log In to Reply
ABD_91
ABD_91
Forum Access
166 posts
October 28, 2022 at 10:47 am

In reply to Harjot:

Within your env your uvm_config_db#( int ) :: get is incorrect .

Instead of

if(!uvm_config_db #(int)::get(null,"","low",_low)) // null is incorrect

it should be

//  'this'  since  we  want  to  fetch  here  i.e  env  component
if(!uvm_config_db #(int)::get( this ,"","low",_low)) 
Harjot
Harjot
Forum Access
16 posts
October 28, 2022 at 12:54 pm

In reply to ABD_91:

// 'this' since we want to fetch here i.e env component
if(!uvm_config_db #(int)::get( this ,"","low",_low))

I corrected,using this insted of null , but still issue is not resolved

Something else i am missing.

ABD_91
ABD_91
Forum Access
166 posts
October 29, 2022 at 1:46 am

In reply to Harjot:

I missed out on the set part . Please change it to ::

uvm_config_db #(int)::set(my_parent,"","low",100);  // "*"  changed  to  ""

Via the above change , the value is visible to following TB hierarchy ::

uvm_test_top ( your env in this case as it's argument to run_test )

In your initial code due to "*" during set , the value was visible to TB hierarchy :: uvm_test_top.* .

So only child components ( due to .* ) of env can fetch the value

The env itself isn't able to fetch it .

To successfully fetch using "*" during set ::

uvm_config_db #(int)::set(my_parent,"*","low",100);

Your get should look like ::

if( !uvm_config_db #(int)::get( get_child("a_h") ,"","low",_low ) )  // get in env 
        $display("Get is not successful ");

Although it's your env which fetches the value , it acts as child component of env during fetch

Yeptho
Yeptho
Full Access
2 posts
January 21, 2023 at 12:24 pm

In reply to Harjot:

Hi Harjot, I have made changes in your code.
"set" method must be in the build_phase of agent.
In "get" method replace the context with "this" instead of null and use `uvm_error message report in place of $display

You can follow this up
https://www.edaplayground.com/x/v59S

Solution

Solution

cgales
cgales
Forum Moderator
1953 posts
January 26, 2023 at 7:58 am

In reply to Yeptho:

This solution is incorrect. You can do the set() method in any phase, as long as it precedes any get().

The issue has to do with the use of "*" when setting. This changes the scope of the set which prevents the get() in the parent from finding the value.

This is the proper solution, although this isn't recommended and you should never use the config_db to pass anything from a sub-component to a parent. As the name implies, the config_db is designed for configuration information only.

import uvm_pkg::*;
`include "uvm_macros.svh"
 
class agent extends uvm_agent;  // agent class
  `uvm_component_utils(agent)
  int a;
 
  function new(string name = "agent",uvm_component parent=null);
    super.new(name,parent);
  endfunction
 
  function void build_phase(uvm_phase phase);
    super.build_phase(phase);
  endfunction
 
  function void connect_phase(uvm_phase phase);
    super.connect_phase(phase);
    uvm_config_db #(int)::set(get_parent(),"","low",100); //doing set of value low pointer as 100
  endfunction
endclass
 
class env extends uvm_env;   // class env
  `uvm_component_utils(env)
  int _low;
  agent a_h;
 
  function new(string name = "env",uvm_component parent=null);
    super.new(name,parent);
  endfunction
 
  function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    a_h = agent::type_id::create("a_h",this);
  endfunction
 
  task run_phase(uvm_phase phase);
    phase.raise_objection(this);
    if (!uvm_config_db #(int)::get(this,"","low",_low)) begin  // get in env 
      `uvm_fatal(get_name(), "Get is not successful");
    end
    else begin
      `uvm_info(get_name(), $sformatf("Get is successful - Value is %0d", _low), UVM_MEDIUM);
    end
    phase.drop_objection(this);
  endtask
endclass
 
module config_db_m();
  initial begin
    run_test("env");
  end
endmodule
Siemens Digital Industries Software

Siemens Digital Industries Software

#TodayMeetsTomorrow

Portfolio

  • Cloud
  • Mendix
  • Electronic Design Automation
  • MindSphere
  • Design, Manufacturing and PLM Software
  • View all Portfolio

Explore

  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Customer Stories
  • Partners
  • Trust Center

Contact

  • VA - Contact Us
  • PLM - Contact Us
  • EDA - Contact Us
  • Worldwide Offices
  • Support Center
  • Give us Feedback
© Siemens 2023
Terms of Use Privacy Statement Cookie Statement DMCA