Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.

    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages

    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage

    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.

    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time

    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification

    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters

    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking

    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.

    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum

    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum

    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum

    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).

    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns

    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns

    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.

    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook

    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines

    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.

    • Upcoming & Featured Events

      • The Digital Twin: An Aerospace and Defense Revolution - March 9th
      • VIP solutions for Protocol and Memory Verification  - March 11th
      • Advance your Designs with Advances in CDC and RDC - March 23rd
      • Webinar Calendar

    • On Demand Seminars

      • The ABC of Formal Verification
      • I'm Excited About Formal...
      • 2020 Functional Verification Study
      • All On-Demand Seminars

    • Recording Archive

      • Improving Your SystemVerilog & UVM Skills
      • Should I Kill My Formal Run?
      • Visualizer Debug Environment
      • All Recordings

    • Conferences

      • DVCon 2020
      • DAC 2019
      • All Conferences

    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.

    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources

    • Verification Horizons Publication

      • Verification Horizons - November 2020
      • Verification Horizons - July 2020
      • Verification Horizons - March 2020
      • Issue Archive

    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us

    • Training

      • Questa® & ModelSim®
      • Questa® inFact
      • Functional Verification Library
Ask a Question
UVM
  • Home
  • Forums
  • UVM
  • Getting issues in Compiling UVM Hello world code in Questasim10.3d

Getting issues in Compiling UVM Hello world code in Questasim10.3d

UVM 5584
questasim 5
bharath123
bharath123
Forum Access
33 posts
August 17, 2015 at 6:24 am

What steps i need to follow to make UVM code to get simulated in Questasim.

I found uvm1.1c library available at tool installed path but it is not getting compiled.

Do i need to pass any switch to vlog command.

Iam getting errors as below:
vlog -sv top.sv
** Error: top.sv(1): Cannot open `include file "/tools/qsim-10.3d/ovm-2.1.2/../verilog_src/ovm-2.1.2/src/uvm_pkg.sv".
-- Compiling module top
-- Importing package uvm_pkg (uvm-1.1d Built-in)
** Error: top.sv(5): (vlog-2163) Macro `uvm_component_utils is undefined.
** Error: top.sv(5): near "(": syntax error, unexpected '(', expecting function or task
** Error: top.sv(7): near "new": syntax error, unexpected new, expecting TYPE_IDENTIFIER
** Error: top.sv(11): (vlog-2163) Macro `uvm_info is undefined.
** Error: top.sv(15): (vlog-2163) Macro `uvm_info is undefined.
** Error: top.sv(17): near "end": syntax error, unexpected end
End time: 18:46:32 on Aug 17,2015, Elapsed time: 0:00:00

I can see it is pointing to OVM Library but someone should help me to select the switch to pass UVM Library.
Thanks
Bharath

Replies

Log In to Reply
bharath123
bharath123
Forum Access
33 posts
August 17, 2015 at 7:27 am

In reply to bharath123:

All,

By having below two commands i could create library and compile the uvm pkg,my uvm code.

vlib work
vlog -sv top.sv +incdir+/tools/qsim-10.3d/verilog_src/uvm-1.1d/src

Iam getting Elaboration error..

How should i pass dpi?

If i use below command
vsim work.top +UVM_TEST_NAME=ahb_uvm_test -sv_lib=/tools/qsim-10.3d/verilog_src/uvm-1.1d/src/dpi/uvm_dpi.svh

Iam getting errors:

Failed to find user specified function 'uvm_hdl_check_path' in DPI C/C++ source files.
# Time: 0 ns Iteration: 0 Region: /uvm_pkg File: /tools/qsim-10.3d/verilog_src/uvm-1.1d/src/uvm_pkg.sv

Someone help me to fix this issue.

Thanks

dave_59
dave_59
Forum Moderator
8586 posts
August 17, 2015 at 8:17 am

Most SystemVerilog simulators come with the UVM completely pre-compiled - there should be no need to put any switches or files on the command line for the UVM source code. All you need to do is put import uvm_pkg::*; and `include "uvm_macros.svh" in your source files. See http://go.mentor.com/uvm1-0-questa

— Dave Rich, Verification Architect, Siemens EDA

bharath123
bharath123
Forum Access
33 posts
August 17, 2015 at 10:57 am

In reply to dave_59:

Please find my code below

////////////////////////////////////////////////////////////////////////////
`include "uvm_pkg.sv"
`include "uvm_macros.svh"
module top;
import uvm_pkg::*;
class ahb_uvm_test extends uvm_test;
`uvm_component_utils(ahb_uvm_test)
function new(string name,uvm_component parent);
super.new(name,parent);
endfunction
//task run_phase(uvm_phase phase);'
task run_phase(uvm_phase phase);
`uvm_info("TEST","In test run phase",UVM_LOW);
endtask
endclass
initial begin
`uvm_info("TOP","Simulating the test",UVM_LOW);
run_test("ahb_uvm_test");
end
endmodule
////////////////////////////////////////////////////////////////
My command:
vsim work.top +UVM_TEST_NAME=ahb_uvm_test -L /tools/qsim-10.3d/verilog_src/uvm-1.1d

I am getting below issue
Error: (vopt-19) Failed to access library '/tools/qsim-10.3d/verilog_src/uvm-1.1d' at "/tools/qsim-10.3d/verilog_src/uvm-1.1d".

Thanks
Bharath

dave_59
dave_59
Forum Moderator
8586 posts
August 17, 2015 at 11:35 am

In reply to bharath123:

This forum is not really for tool specific help, but as I said previously, there should be no need to put any switches or files on the command line for the UVM source code, so remove the "-L /tools/qsim-10.3d/verilog_src/uvm-1.1d" and remove any UVM switches for vlog as well.

— Dave Rich, Verification Architect, Siemens EDA

bharath123
bharath123
Forum Access
33 posts
August 17, 2015 at 9:28 pm

In reply to dave_59:

Dave,

I Guess i dont have the Precompiled UVM Libraries available.

Ok thanks i will check with the support team.

Bharath

Siemens Digital Industries Software

Siemens Digital Industries Software

##TodayMeetsTomorrow

Solutions

  • Cloud
  • Mendix
  • Siemens EDA
  • MindSphere
  • Siemens PLM
  • View all portfolio

Explore

  • Digital Journeys
  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Newsletter
  • Customer Stories

Contact Us

USA:

phone-office +1 800 547 3000

See our Worldwide Directory

  • Contact Us
  • Support Center
  • Give us Feedback
©2021 Siemens Digital Industries Software. All Rights Reserved.
Terms of Use Privacy Cookie Policy