Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Upcoming & Featured Events

      • Low Power Verification - 4/29
      • Fault Campaign for Mixed-Signal - 5/4
      • User2User - 5/26
      • Webinar Calendar
    • On-Demand Webinars

      • CDC+RDC Analysis
      • Basic Abstraction Techniques
      • Safety Analysis Techniques
      • QVIP Workflow and Debug for PCIe
      • Writing a Proxy-driven Testbench
      • Achieving High Defect Coverage
      • Visualizer Features
      • All On-Demand Webinars
    • Recording Archive

      • Siemens EDA 2021 Functional Verification Webinar Series
      • Improving Your SystemVerilog & UVM Skills
      • Should I Kill My Formal Run?
      • Visualizer Debug Environment
      • Industry Data & Surveys
      • All Recordings
    • Conferences

      • DVCon 2021
      • DVCon 2020
      • DAC 2019
      • All Conferences
    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - March 2021
      • Verification Horizons - November 2020
      • Verification Horizons - July 2020
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us
    • Training

      • Questa Basic
      • Questa Advanced
      • Mastering Questa
Ask a Question
UVM
  • Home
  • Forums
  • UVM
  • Copying Sequence ID via req.clone()

Copying Sequence ID via req.clone()

UVM 5685
Copying Sequence ID ... 1
TC_2017
TC_2017
Full Access
53 posts
February 20, 2021 at 10:15 am

Cookbook mentions that $cast( rsp , req.clone() ) doesn't copy the sequence_id by default

By default , req.clone() would call clone() method in uvm_object which then calls do_copy defined in uvm_transaction class .

As a result m_sequence_id isn't copied via $cast( rsp , req.clone() ) .

However I am trying to write a code that copies it automatically .

  `include "uvm_pkg.sv"
  `include "uvm_macros.svh" 
 
   import  uvm_pkg::*;
 
  `define COMP_NEW function new ( string name , uvm_component parent ) ; \
                    super.new(name,parent);\
                   endfunction
 
  `define OBJ_NEW function new ( string name = "" ) ; \
                    super.new(name);\
                   endfunction
 
   class user_seq_item  extends uvm_sequence_item ;
 
     `uvm_object_utils(user_seq_item)
 
     `OBJ_NEW
 
  `ifdef  COPY
     function void do_copy (uvm_object rhs); //  IMP_NOTE  ::  Called   internally  from  clone()  !!  
       user_seq_item  req_item ;
 
      `uvm_info(get_name,$sformatf(" In  do_copy() "),UVM_NONE)
       super.do_copy(rhs);
       $cast( req_item , rhs ) ;      // To  Pass  req_item  to  Copy  Sequence_ID  N  Transaction_ID  
       this.set_id_info( req_item ) ; // Copies  Sequence_ID  N  Transaction_ID  from  RHS 
                                      // argument  !!         
     endfunction  
  `endif   
 
  `ifdef  CLONE
     function user_seq_item  clone (); //  IMP_NOTE  :: return  type  isn't  uvm_object , rather  it's  extended  type  'user_seq_item'  !!  
       user_seq_item  req_item ;
 
       $cast( req_item , super.clone() ) ;   
       req_item.set_id_info( this ) ;         
 
       return req_item ;                      
     endfunction  
  `endif    
 
  endclass   
 
  typedef  uvm_sequencer #(user_seq_item)  user_sequencer ;
 
  class  my_driver  extends  uvm_driver #(user_seq_item) ;
 
     `uvm_component_utils(my_driver) 
 
     `COMP_NEW
 
      task   main_phase(  uvm_phase phase ) ;
 
         forever    
           begin
 
             seq_item_port.get_next_item(req) ;
 
            `uvm_info(get_name(),$sformatf(" Received request"),UVM_NONE)
 
             #10 ;  
 
            `ifdef COPY
 
               rsp = user_seq_item::type_id::create("rsp",this) ;
 
               rsp.copy( req ) ;
 
            `elsif  CLONE    
 
               rsp = req.clone() ;
 
            `endif
 
             `uvm_info(get_name,$sformatf(" req is %0p ",req),UVM_NONE)
 
             `uvm_info(get_name,$sformatf(" rsp is %0p ",rsp),UVM_NONE)
 
             seq_item_port.item_done() ;
 
           end
 
      endtask
 
 
  endclass
 
  class  user_seq  extends uvm_sequence#(user_seq_item) ; 
 
     `uvm_object_utils(user_seq) 
 
     `OBJ_NEW
 
     task  body() ;
 
         req =  user_seq_item::type_id::create("req") ;    
 
          repeat(2)  begin
 
            start_item(req); 
 
            finish_item(req);  
 
          end
 
     endtask
 
  endclass   
 
 

I have a few questions ::

[Q1] Is there a preference between the 2 possible solution
( via +define+COPY OR +define+CLONE ) ?

[Q2] Via sequence_id the Sequencer routes the response to the appropraite
Sequence . What's the application of transaction_id ??

[Q3] I observe that in both iterations of the body() task ,
after the driver fetches the Request both times m_sequence_id is set as 1
by the sequencer .
When can I expect to see a different value for m_sequence_id ??

{Q4] Apart from m_sequence_id and m_transaction_id , is there any other property I
should also copy ?

[Q5] I believe there is a correction needed in the Cookbook .
Cookbook says ::

"The uvm_sequence_item contains an id field which is set by a sequencer during the sequence start_item() call"

Whereas in the Source Code its actually implementation of function ::
send_request() where the sequencer sets the transaction_id and sequence_id for
the sequence

So in reality its actually call to finish_item() that sets the sequence_id

Thanks .

Replies

Log In to Reply

Solution

Solution

dave_59
dave_59
Forum Moderator
8753 posts
February 20, 2021 at 11:17 pm

In reply to TC_2017:

I think the preference should be in copy() because that is the functionality you are preforming. I never see anyone use copy() directly—it's always clone() which calls create followed by copy. So I don't think it matters much.

The transaction_id matters when you have pipelined requests and responses, or out-of-order responses. The sequence_id will matter when you have more than one sequencer.

I agree the cookbook should say finish_item. I don't know that it makes any difference because no one will be looking at it until it gets to the driver.

— Dave Rich, Verification Architect, Siemens EDA

Siemens Digital Industries Software

Siemens Digital Industries Software

##TodayMeetsTomorrow

Solutions

  • Cloud
  • Mendix
  • Siemens EDA
  • MindSphere
  • Siemens PLM
  • View all portfolio

Explore

  • Digital Journeys
  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Newsletter
  • Customer Stories

Contact Us

USA:

phone-office +1 800 547 3000

See our Worldwide Directory

  • Contact Us
  • Support Center
  • Give us Feedback
©2021 Siemens Digital Industries Software. All Rights Reserved.
Terms of Use Privacy Cookie Policy