

```
// Adder DUT
```

```
module adder(
```

```
    input logic [3:0] a,b,
```

```
    output logic [4:0] out
```

```
);
```

```
assign out = a + b;
```

```
endmodule
```