system-verilog-class-and-pass-by-reference