system-verilog-arrays-dont-care-case-inequality