Testplan ( Verification Plan) for any of the design?

Get my donated copy of the book:
" Component Design by Example … A step-step process using VHDL with UART as vehicle"
https://systemverilog.us/