Connecting the dut signals with interafce signals in the test bench top

i have signal in the design A[1:0], how can i connect(instantiation) signals in the test bench top with signals test_data, i am having confusion like the design signal is if array A[1:0], how can we connect that ,i tried that .A1:0,
please suggest any idea for the same

In reply to lohithkumar.shivamurthy@tessolve.com:

You can connect to any internal DUT signal using the SV bind-construct.
Search the verification academy for more details.

i have to implement the one logic in the uvm driver,
we have one signals “tst” in the same signal we have to send do the both read and write, in the write method i have send the 32 bit addres , 4 addresses, each having 8 bit wide, once that is done need to send the data in the same signal of 32 bit data each having the 8 bit wide or byte, How can i implement the driver logic to send the
addr3 adrr2 addr1 addr0

  1. 0001 0000 | 0000 0000 | 0000 0000 | 0000 0100 (0x10000004)
    in this manner in the driver logic ,please provide some idea

In reply to lohithkumar.shivamurthy@tessolve.com:

See https://verificationacademy.com/forums/downloads/updated-example-code-dvcon-paper-missing-link-testbench-dut-connection