since reg and logic can be interchangeable even in the case of multiple drivers , could you please let me know why reg data type exist in SystemVerilog.
In reply to srbeeram:
Because SystemVerilog is 100% backward compatible with Verilog. It’s unfortunate the LRM is not written with historical background.