Hi,
In SVA, I see “ASSOCIATIVITY” for different operators.
For example -
Can someone please help me understand this concept?
Thanks in advance.
Regards,
Naveen
In reply to naveensv:
A left-associative operator, like subtraction, groups the leftmost elements first. A right-associative operator, like exponentiation, groups the rightmost elements first. An operator is non-associative when it doesn’t make sense to use in succession
The associativity indicates in what order operators of equal precedence in an expression are applied; thus
// and operator has a left associativity
(a and b and c and d) are left associated as
( ( ( (a and b) and c) and d)).
Ben Cohen
http://www.systemverilog.us/ ben@systemverilog.us
For training, consulting, services: contact Home - My cvcblr
- SVA Handbook 4th Edition, 2016 ISBN 978-1518681448
- A Pragmatic Approach to VMM Adoption 2006 ISBN 0-9705394-9-5
- Using PSL/SUGAR for Formal and Dynamic Verification 2nd Edition, 2004, ISBN 0-9705394-6-0
- Real Chip Design and Verification Using Verilog and VHDL, 2002 isbn 978-1539769712
- Component Design by Example ", 2001 ISBN 0-9705394-0-1
- VHDL Coding Styles and Methodologies, 2nd Edition, 1999 ISBN 0-7923-8474-1
- VHDL Answers to Frequently Asked Questions, 2nd Edition ISBN 0-7923-8115
- SVA Alternative for Complex Assertions
Verification Horizons - March 2018 Issue | Verification Academy - SVA: Package for dynamic and range delays and repeats | Verification Academy
- SVA in a UVM Class-based Environment
SVA in a UVM Class-based Environment | Verification Horizons | Verification Academy
Hi @ben@SystemVerilog.us I don’t get clear idea on ur explanation.
Can I pls elaborate it.
Thanks in advance
In reply to VK_18:
The associativity indicates in what order operators of equal precedence in an expression are applied; thus
// and operator has a left associativity
(a and b and c and d) are left associated as
( ( ( (a and b) and c) and d)).
In this case, a tool can short circuit the computation (i. E., go no further evaluation) if (a and b)==0.
Ben Ben@systemverilog.us