Hi,
I need to instantiate various SOC packages in my verilog file. Every time a new signal/pin gets added to the .xls file, I need to manually check and instantiate the pins. This process is manual and error prone. Is there any way to automate my verilog file?
In reply to lucky02:
There probably is, but we cannot help you without knowing what’s in your spreadsheet.