Verification Academy
Verifying_Reset
SystemVerilog
SystemVerilog
Rohithj
December 6, 2018, 6:58am
1
Hi,
how we can verify Reset signal from DUT ?
dave_59
December 6, 2018, 8:01am
2
In reply to
Rohi_417
:
Verify that it does what?