There is any direct method/mechanism to get transition of any variable in system verilog or UVM method..?
For Example, I have one variable :
bit [3:0] temp;
I want to generate event(START_TIMER) when temp variable value change 1 to 2.
Looking forward to your inputs on the same.