Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Upcoming & Featured Events

      • The Digital Twin: An Aerospace and Defense Revolution - March 9th
      • VIP solutions for Protocol and Memory Verification  - March 11th
      • Advance your Designs with Advances in CDC and RDC - March 23rd
      • Webinar Calendar
    • On Demand Seminars

      • The ABC of Formal Verification
      • I'm Excited About Formal...
      • 2020 Functional Verification Study
      • All On-Demand Seminars
    • Recording Archive

      • Improving Your SystemVerilog & UVM Skills
      • Should I Kill My Formal Run?
      • Visualizer Debug Environment
      • All Recordings
    • Conferences

      • DVCon 2020
      • DAC 2019
      • All Conferences
    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - November 2020
      • Verification Horizons - July 2020
      • Verification Horizons - March 2020
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us
    • Training

      • Questa® & ModelSim®
      • Questa® inFact
      • Functional Verification Library
Ask a Question
SystemVerilog
  • Home
  • Forums
  • SystemVerilog
  • $value$plusargs not setting the desired value

$value$plusargs not setting the desired value

SystemVerilog 4979
$value$plusargs 2 typedef 8 enum 12 #systemverilog 428
__viking
__viking
Full Access
4 posts
May 08, 2020 at 3:52 am

Hi all,
I have a class config in which I have some user defined variables as:

typedef enum { EOT, DELAY } end_type;
typedef enum { RANDOM, INCR, LOAD } data_type;
typedef enum { FAST, SLOW } mode;

I have a set_config() function in my test class in which I set values for these variables. The values are passed from the command line(VCS) via plusargs as :

 ./simv ... +end_type_handle=DELAY +data_type_handle=LOAD +mode_handle=FAST

Set config function is as follows:
function void set_cfg();
    cfg = new();
    $value$plusargs("end_type_handle= %s", cfg.end_type_handle);
    $value$plusargs("data_type_handle= %s", cfg.data_type_handle);
    $value$plusargs("mode_handle= %s", cfg.mode_handle);
    ...

My issue is that, whatever combination of configs I pass from command line, the first values in typedef declaration are the values for handles that always get set, i.e. when I display the cfg variables, they'd always be:

end_type = EOT
data_type = RANDOM
mode = FAST 

I am not able to understand where I am going wrong in this.
If there is some other way of doing this, please do let me know.

Thanks,
Sarvesh

Replies

Log In to Reply
cgales
cgales
Forum Moderator
1577 posts
May 08, 2020 at 5:37 am

In reply to __viking:

You are reading your arguments as strings, and assigning them to enumerated values.

You will need to read the arguments, compare them to a string value, and then assign the enumerated data variable appropriately.

function void set_cfg();
  string s_;
  cfg = new();
  $value$plusargs("end_type_handle=%s", s_);
  if (s_ == "EOT") cfg.end_type_handle = EOT;
  if (s_ == "DELAY") cfg.end_type_handle = DELAY;
... 
__viking
__viking
Full Access
4 posts
May 08, 2020 at 7:55 am

In reply to cgales:

Thanks for helping out but i'm afraid the behavior is still the same. Can you tell me why/how is this happening in the first place? I haven't put any default case or anything in my code.

cgales
cgales
Forum Moderator
1577 posts
May 08, 2020 at 8:29 am

In reply to __viking:

The sample code works for me, so you will have to post a complete example that shows your issue.

puttasatish
puttasatish
Full Access
60 posts
May 10, 2020 at 5:22 pm

In reply to __viking:

Hi,

A small workaround using static casting can be done to fulfill your requirement. Please find the below example. Please look at the way in which typedef enums are declared and how $value$plusargs and static casting is used. Instead of supplying string through the command line, I am supplying integer values. The command-line options can be like "+end_type=1 +data_type=2 +mode=0". With this workaround, I am getting your expected output.

// Example compiled by Putta Satish
 
// Command line options can be as shown below.
 
// +end_type=1 +data_type=2 +mode=0 
 
module top;
  	`include "uvm_macros.svh"
	import uvm_pkg::*;
 
	typedef enum { EOT=0, DELAY=1} end_type;
	typedef enum { RANDOM=0, INCR=1, LOAD=2} data_type;
	typedef enum { FAST=0, SLOW=1} mode;
 
	class config_db extends uvm_object;
 
		end_type e_t;
		data_type d_t;
		mode m_e;
 
		function new(string name = "config_db");
			super.new(name);
		endfunction
	endclass
 
	class drv extends uvm_driver #(uvm_sequence_item);
		config_db cfg_h;
 
		function new(string name = "drv", uvm_component parent = null);
			super.new(name, parent);
		endfunction
 
		function void build_phase(uvm_phase phase);
          if(!uvm_config_db#(config_db)::get(this, "", "STR", cfg_h))
            `uvm_fatal(get_type_name,"getting failed");
		endfunction
 
		task run_phase(uvm_phase phase);
			phase.raise_objection(this);
			$display("end_type = %s", cfg_h.e_t);
			$display("data_type = %s", cfg_h.d_t);
			$display("mode = %s", cfg_h.m_e);
			#1;
			$display("Current simulation time is %t", $time);
			phase.drop_objection(this);
		endtask	
	endclass		
 
	config_db cfg_h_top;
	int end_i, data_i, mode_i;
	drv drv_h;
 
	initial
		begin
			drv_h = new("drv_h");
			if ($value$plusargs("end_type=%d", end_i))
				$display("got the end_type value");
			if ($value$plusargs("data_type=%d", data_i))
				$display("got the data_type value");
			if ($value$plusargs("mode=%d", mode_i))
				$display("got the mode value");	
 
			cfg_h_top = new("cfg_h_top");
			cfg_h_top.e_t = end_type'(end_i);
			cfg_h_top.d_t = data_type'(data_i);
			cfg_h_top.m_e = mode'(mode_i);
 
			uvm_config_db#(config_db)::set(null, "", "STR", cfg_h_top);
 
			run_test();
		end
endmodule		

Solution

Solution

cgales
cgales
Forum Moderator
1577 posts
May 11, 2020 at 4:27 am

In reply to puttasatish:

This is not a good solution, because if the order of the enumerations change, it is difficult to adapt to these changes.

Just use the enumerations as they are:

// Example compiled by Putta Satish
 
// Command line options can be as shown below.
 
// +end_type=DELAY +data_type=INCR +mode=SLOW
 
`include "uvm_macros.svh"
import uvm_pkg::*;
 
typedef enum { EOT, DELAY} end_type;
typedef enum { RANDOM, INCR, LOAD} data_type;
typedef enum { FAST, SLOW} mode;
 
class my_config extends uvm_object;
 
  end_type e_t;
  data_type d_t;
  mode m_e;
 
  `uvm_object_utils(my_config);
 
  function new(string name = "config_db");
    super.new(name);
  endfunction
endclass
 
class drv extends uvm_driver #(uvm_sequence_item);
  my_config cfg_h;
 
  `uvm_component_utils(drv);
 
  function new(string name = "drv", uvm_component parent = null);
    super.new(name, parent);
  endfunction
 
  function void build_phase(uvm_phase phase);
    if(!uvm_config_db#(my_config)::get(this, "", "STR", cfg_h))
      `uvm_fatal(get_type_name,"getting failed");
  endfunction
 
  task run_phase(uvm_phase phase);
    phase.raise_objection(this);
    `uvm_info(get_name(), $sformatf("end_type = %s", cfg_h.e_t.name()), UVM_MEDIUM);
    `uvm_info(get_name(), $sformatf("data_type = %s", cfg_h.d_t.name()), UVM_MEDIUM);
    `uvm_info(get_name(), $sformatf("mode = %s", cfg_h.m_e.name()), UVM_MEDIUM);
    `uvm_info(get_name(), $sformatf("Current simulation time is %0t", $time), UVM_MEDIUM);
    phase.drop_objection(this);
  endtask	
endclass		
 
module top;
  my_config cfg_h_top;
  string str_;
 
  initial
    begin
      cfg_h_top = my_config::type_id::create("cfg_h_top");
 
      if ($value$plusargs("end_type=%s", str_)) begin
        if (str_ == "EOT") cfg_h_top.e_t = EOT; 
        if (str_ == "DELAY") cfg_h_top.e_t = DELAY; 
      end
      else begin
        `uvm_info("TOP", $sformatf("Using default END_TYPE value"), UVM_MEDIUM);
        cfg_h_top.e_t = EOT;
      end
 
      if ($value$plusargs("data_type=%s", str_)) begin
        if (str_ == "RANDOM") cfg_h_top.d_t = RANDOM; 
        if (str_ == "INCR") cfg_h_top.d_t = INCR; 
        if (str_ == "LOAD") cfg_h_top.d_t = LOAD; 
      end
      else begin
        `uvm_info("TOP", $sformatf("Using default DATA_TYPE value"), UVM_MEDIUM);
        cfg_h_top.d_t = RANDOM;
      end
 
      if ($value$plusargs("mode=%s", str_)) begin
        if (str_ == "FAST") cfg_h_top.m_e = FAST; 
        if (str_ == "SLOW") cfg_h_top.m_e = SLOW; 
      end
      else begin
        `uvm_info("TOP", $sformatf("Using default MODE value"), UVM_MEDIUM);
        cfg_h_top.m_e = FAST;
      end
 
      uvm_config_db#(my_config)::set(null, "", "STR", cfg_h_top);
 
      run_test("drv");
    end
endmodule
puttasatish
puttasatish
Full Access
60 posts
May 11, 2020 at 8:35 am

In reply to cgales:

Thanks, Cgales.

Siemens Digital Industries Software

Siemens Digital Industries Software

##TodayMeetsTomorrow

Solutions

  • Cloud
  • Mendix
  • Siemens EDA
  • MindSphere
  • Siemens PLM
  • View all portfolio

Explore

  • Digital Journeys
  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Newsletter
  • Customer Stories

Contact Us

USA:

phone-office +1 800 547 3000

See our Worldwide Directory

  • Contact Us
  • Support Center
  • Give us Feedback
©2021 Siemens Digital Industries Software. All Rights Reserved.
Terms of Use Privacy Cookie Policy