- why it is recommended to use 4 state data type for synthesizeable RTL code ?
- In a testbench, why is is recommended to use 2 state data type to drive stimulus into DUT & 4 state to capture the design output ?
In reply to shekher201778:
- why it is recommended to use 4 state data type for synthesizable RTL code ?
In simulation and in tool analysis to verify the effects of the X propagation.
Uninitialized registers may cause issues in the design.
- In a testbench, why is is recommended to use 2 state data type to drive stimulus into DUT & 4 state to capture the design output ?
You can use type "logic"in the drivers as they are typically assigned a value before being driven.
Capturing the Xs in the outputs is important because it may signify an issue with the design, such as bad initialization or maybe data collision.
Ben Cohen
http://www.systemverilog.us/ ben@systemverilog.us
** SVA Handbook 4th Edition, 2016 ISBN 978-1518681448
…
- SVA Package: Dynamic and range delays and repeats SVA: Package for dynamic and range delays and repeats - SystemVerilog - Verification Academy
- Free books: * Component Design by Example https://rb.gy/9tcbhl
- Real Chip Design and Verification Using Verilog and VHDL($3) https://rb.gy/cwy7nb
- A Pragmatic Approach to VMM Adoption
http://SystemVerilog.us/vf/VMM/VMM_pdf_release070506.zip
http://SystemVerilog.us/vf/VMM/VMM_code_release_071806.tar
- Papers:
- Understanding the SVA Engine,
https://verificationacademy.com/verification-horizons/july-2020-volume-16-issue-2 - Reflections on Users’ Experiences with SVA
Reflections on Users’ Experiences with SVA - SVA Alternative for Complex Assertions
https://verificationacademy.com/news/verification-horizons-march-2018-issue - SVA in a UVM Class-based Environment
https://verificationacademy.com/verification-horizons/february-2013-volume-9-issue-1/SVA-in-a-UVM-Class-based-Environment
Udemy courses by Srinivasan Venkataramanan (http://cvcblr.com/home.html)
https://www.udemy.com/course/sva-basic/
https://www.udemy.com/course/sv-pre-uvm/