Is there a way to print all the `define declared?

SystemVerilog
1

I am looking for a code or a way which prints all the `define declared.

2

In reply to unmay7:

This would have to be a tool specific debugging feature.

This Mentor/Siemens EDA sponsored public forum is not for discussing tool specific usage or issues. Please read your tool’s user manual or contact your tool vendor directly for support.