System verilog Operator

what is difference between << and <<< with example

  1. signed and unsigned doubt?
  2. why same o/p at << and <<<

In reply to muku_383:

Logical and Arithmetic shift left are identical in SystemVerilog. Perhaps they are both there for consistency. In some systems, arithmetic shift left might produce an overflow, but catching overflow conditions was never added to SystemVerilog.