Verification Academy
Setting time period programmably
SystemVerilog
setting-time-period-programmably
,
SystemVerilog
gowriashokan
August 8, 2014, 7:28am
1
how can we convert this fixed period to programmable:
#10
t.clock=~t.clock;